

# (S)JM11\_MS (ZH7) BLOCK DIAGRAM

## PCB STACK UP

8L HDI

LAYER 1 : TOP  
 LAYER 2 : GND  
 LAYER 3 : IN1  
 LAYER 4 : VCC  
 LAYER 5 : IN2  
 LAYER 6 : IN3  
 LAYER 7 : GND  
 LAYER 8 : BOT

## POWER

SYSTEM 5V/3V  
 RT8206B P24

CPU Core  
 ISL6261A P25

DDR Power  
 RT8207A P26


VCCP 1.05V  
 RT8202A P27

1.5V  
 G9334/AO4466 P28

1.5V\_S5  
 RT9025 P28

Discharge  
 P28

GFX  
 ISL6263A P29




**QUANTA COMPUTER**

File: **Schematic Block Diagram**


Size: **ZH7** Document Number: **ZH7** Rev: **1A**

Date: Tuesday, June 16, 2009 Sheet 1 of 31


# Clock Generator (CLK)



REV: B change R183 & R184 to 27P



REV: B Change R161 to short pad




FSC	FSB	FSA	CPU (MHz)	SRC (MHz)	PCI (MHz)	REF (MHz)	DOT96 (MHz)	USB (MHz)
0	0	0	266.6	100.0	33.3	14.318	96.0	48.0
0	0	1	133.3	100.0	33.3	14.318	96.0	48.0
0	1	0	200.0	100.0	33.3	14.318	96.0	48.0
0	1	1	166.6	100.0	33.3	14.318	96.0	48.0
1	0	0	333.3	100.0	33.3	14.318	96.0	48.0
1	0	1	100.0	100.0	33.3	14.318	96.0	48.0
1	1	0	400.0	100.0	33.3	14.318	96.0	48.0
1	1	1						
Reserved								

ITP EN	Pin 53/54
0	SRC 8/SRC 8#
1	ITP/ITP#

LCDCCLK SEL	Pin 20/21	Pin 24/25
0	DOT 96/DOT96#	LCDCCLK/LCDCCLK#
1	SRC 0/SRC 0#	27M/27M SS

CLKREQ#	MAPPING		Control
	0	1	
CR# A	SRC0	SRC2	SATA
CR# B	LCDCCLK	SRC4	LAN
CR# C	SRC0	SRC2	N/A
CR# D	LCDCCLK	SRC4	N/A
CR# E	SRC6		MINI2
CR# F	SRC8		N/A
CR# G	SRC9		MINI1
CR# H	SRC10		MCH




## QUANTA COMPUTER

Title: **CLOCK GENERATOR CK505**




Size	Document Number	Rev
	<b>ZH7</b>	<b>1A</b>

Date: Tuesday, June 16, 2009      Sheet 2 of 31


# Penryn SFF - Host Bus (CPU)




Layout Note:  
Place voltage divider within 0.5" of GTLREF pin



## CPU FAN CTRL(THM)



## CPU Thermal Monitor(THM)



**QUANTA COMPUTER**

Penryn SFF (Host Bus)/FAN/Thermal


Rev 1A


Document Number ZH7

Tuesday, June 16, 2009

Sheet 3 of 31

# Penryn SFF - Power (CPU)






**QUANTA  
COMPUTER**

Title: **Penryn SFF (Power)**

Size: Document Number **ZH7** Rev **1A**

Date: Tuesday, June 16, 2009 Sheet 4 of 31

# Cantiga SFF - Host Bus (CLG)



Layout Note:  
H\_RCOMP trace should be  
10-mil wide with 20-mil spacing.

**QUANTA COMPUTER**

Title: **Cantiga SFF (Host Bus)**


Size: Document Number **ZH7** Rev **1A**

Date: Tuesday, June 16, 2009 Sheet 5 of 31


# Cantiga SFF - DMI/VGA (CLG)

Intel GSN654S Strapping Signals and Configuration		
Pin Name	Configuration	Strap Description
CFG2:0	Reserved	000 = FSB1600
		010 = FSB800
		011 = FSB667
		Other = Reserved
CFG4:3	Reserved	
CFG5	DMI x2 Select	0 = DMIx1.4
		1 = DMIx2
CFG6	HPM Host Interface	1 = HPM disabled
		0 = HPM enabled
CFG7	Intel Management Engine Crypto TLS cipher suite with confidentiality	0 = Intel Management Engine Crypto Transport Layer Security (TLS) cipher suite with no confidentiality
		1 = Intel Management Engine Crypto TLS cipher suite with confidentiality
CFG8	Reserved	
CFG9	PCIe Graphics Lane	1 = Normal operation: Lane Numbered in Order
		0 = Reverse Lanes
CFG10	PCIe Loopback enable	1 = Disabled
		0 = Enabled
CFG11	Reserved	
CFG12	ALLZ	1 = Disabled
		0 = ALLZ mode enabled
CFG13	XOR	1 = Disabled
		0 = XOR mode enabled
CFG14	Reserved	
CFG15	Reserved	
CFG16	FSB Dynamic ODT	1 = Dynamic ODT enabled
		0 = Dynamic ODT disabled
CFG17	Reserved	
CFG18	DMI Lane Reversal	1 = Reverse Lanes
		0 = Normal operation: Lane Numbered in Order
CFG19	Digital DisplayPort (SDVO/DP/HDMI)	1 = Digital DisplayPort (SDVO/DP/HDMI) and PCIe are operating simultaneously via the PEG port
		0 = Digital DisplayPort (SDVO/DP/HDMI) or PCIe are operational
SDVO_CTRLDATA	SDVO Present	1 = SDVO/HDMI/DP interface enabled
		0 = No SDVO/HDMI/DP interface disabled
L_DDC_DATA	Local Flat Panel (LFP) Present	1 = LFP Card Present; PCIe disabled
		0 = LFP Disabled
DDPC_CTRLDATA	Digital Display Present	1 = Digital display (HDMI/DP) device present
		0 = Digital display (HDMI/DP) interface absent

The recommended pull-up resistor value is 4.02 kΩ ±1%  
 The recommended pull-down resistor value is 1.21 kΩ ±1%.



# Cantiga SFF - DDRII (CLG)



**QUANTA COMPUTER**

Title: **Cantiga SFF (DDRII)**

Size	Document Number	Rev
	<b>ZH7</b>	<b>1A</b>

Date: Tuesday, June 16, 2009      Sheet 7 of 31





# Cantiga SFF - VCC/NCTF (CLG)

**Vcc internal VGA 2.4A**  
(Shape or 140mils)

**DDR2-667 2.6A**  
**DDR2-800 3A**  
(Shape or 140mils)

**UMA 9.6A(GM45)**  
(Plane or shape)

VCC 2200mA



1. Route VCC\_AXG\_SENSE and VSS\_AXG\_SENSE differentially
2. VCC\_AXG\_SENSE PU to +VGFx\_CORE\_INT with 100hm and VSS\_AXG\_SENSE PD with 100hm for Intel suggest

**QUANTA COMPUTER**


Title: **Cantiga SFF (VCC/NCTF)**

Size: Document Number **ZH17** Rev **1A**

Date: Tuesday, June 16, 2009 Sheet 8 of 31



# Cantiga SFF - Power (CLG)






**QUANTA COMPUTER**

Title: **Cantiga SFF (Power)**

Size	Document Number	Rev
	<b>ZH7</b>	<b>1A</b>

Date: Tuesday, June 16, 2009 Sheet 9 of 31

# Cantiga SFF - GND (CLG)


**QUANTA  
COMPUTER**

Title: **Cantiga SFF (GND)**


Size	Document Number	Rev
	<b>ZH7</b>	<b>1A</b>

Date: Tuesday, June 16, 2009 Sheet 10 of 31

# RTC CRYSTAL



# RESET JUMP




(Internal VRM enabled for VccSus1\_05, VccSus1\_5, VccCL1\_5, VccLAN1\_05 and VccCL1\_05)

Low = Internal VR Disabled  
High = Internal VR Enabled(Default)

ICH\_SATA\_LED#




0	PCIe Lane Reversed
1	PCIe Straight(default)

# ICH9M SFF - Host,SATA,HDA (CLG)




Place within 500mils of ICH9 ball

# HD Audio Interface



# RTC BATTERY (RTC)



# South Bridge Strap Pin (1/3)

Pin Name	Strap description	Sampled	Configuration	PU/PD	
HDA_DOCK_EN/ GPIO33	Flash Descriptor Security Override Strap	PWROK	0 = The Flash Descriptor Security will be overridden. 1 = The security measures defined in the Flash Descriptor will be in effect	This strap should only be enabled in manufacturing environments using an external pull-up resistor.	
SATALED#	PCI Express Lane Reversal (Lanes 1-4)	PWROK	Internal PU		
HDA_SDOUT	XOR Chain Entrance /PCI Express* Port Config 1 bit 1 (Port 1-4)	PWROK	ICH_TP3	HDA_SDOUT	Description
			0	0	RSVD
			0	1	Enter XOR Chain
			1	0	Normal operation(Default)
1	1	Set PCIe port config bit 1			

REV: B del. R282 , add T23

REV: B del. R36 & R39 , add T24 & T25

**QUANTA COMPUTER**

Title: **ICH9M SFF (Host/SATA/HDA)**


Size: Document Number **ZH7** Rev **1A**

Date: Tuesday, June 16, 2009 Sheet 11 of 31








# ICH9M SFF - Power/GND (CLG)



U19E	U5
B4	VSS[001]
B7	VSS[002]
B10	VSS[003]
B13	VSS[004]
B16	VSS[005]
B19	VSS[006]
B22	VSS[007]
D2	VSS[008]
D4	VSS[009]
E5	VSS[010]
E7	VSS[011]
E9	VSS[012]
E11	VSS[013]
E13	VSS[014]
E15	VSS[015]
E17	VSS[016]
E19	VSS[017]
E21	VSS[018]
F24	VSS[019]
G2	VSS[020]
G5	VSS[021]
G10	VSS[022]
G13	VSS[023]
G16	VSS[024]
G19	VSS[025]
G21	VSS[026]
H10	VSS[027]
H12	VSS[028]
H18	VSS[029]
H23	VSS[030]
J5	VSS[031]
J8	VSS[032]
J10	VSS[033]
J11	VSS[034]
J12	VSS[035]
J13	VSS[036]
J15	VSS[037]
J21	VSS[038]
J22	VSS[039]
J25	VSS[040]
K2	VSS[041]
K9	VSS[042]
K10	VSS[043]
K11	VSS[044]
K12	VSS[045]
K13	VSS[046]
K15	VSS[047]
K17	VSS[048]
K23	VSS[049]
L5	VSS[050]
L9	VSS[051]
L10	VSS[052]
L16	VSS[053]
L17	VSS[054]
L21	VSS[055]
L22	VSS[056]
L25	VSS[057]
M2	VSS[058]
M10	VSS[059]
M12	VSS[060]
M13	VSS[061]
M14	VSS[062]
M16	VSS[063]
M17	VSS[064]
M23	VSS[065]
N2	VSS[066]
N9	VSS[067]
N10	VSS[068]
N12	VSS[069]
N13	VSS[070]
N14	VSS[071]
N16	VSS[072]
N17	VSS[073]
N21	VSS[074]
N22	VSS[075]
N25	VSS[076]
P9	VSS[077]
P10	VSS[078]
P12	VSS[079]
P13	VSS[080]
P14	VSS[081]
P16	VSS[082]
P17	VSS[083]
P23	VSS[084]
R5	VSS[085]
R7	VSS[086]
R8	VSS[087]
R9	VSS[088]
R10	VSS[089]
R16	VSS[090]
R17	VSS[091]
R19	VSS[092]
R21	VSS[093]
R22	VSS[094]
R25	VSS[095]
T2	VSS[096]
T8	VSS[097]
T8	VSS[098]
T10	VSS[099]
T11	VSS[100]
T12	VSS[101]
T13	VSS[102]
T14	VSS[103]
T15	VSS[104]
T16	VSS[105]
T23	VSS[106]
	VSS[107]
	VSS[108]
	VSS[109]
	VSS[110]
	VSS[111]
	VSS[112]
	VSS[113]
	VSS[114]
	VSS[115]
	VSS[116]
	VSS[117]
	VSS[118]
	VSS[119]
	VSS[120]
	VSS[121]
	VSS[122]
	VSS[123]
	VSS[124]
	VSS[125]
	VSS[126]
	VSS[127]
	VSS[128]
	VSS[129]
	VSS[130]
	VSS[131]
	VSS[132]
	VSS[133]
	VSS[134]
	VSS[135]
	VSS[136]
	VSS[137]
	VSS[138]
	VSS[139]
	VSS[140]
	VSS[141]
	VSS[142]
	VSS[143]
	VSS[144]
	VSS[145]
	VSS[146]
	VSS[147]
	VSS[148]
	VSS[149]
	VSS[150]
	VSS[151]
	VSS[152]
	VSS[153]
	VSS[154]
	VSS[155]
	VSS[156]
	VSS[157]
	VSS[158]
	VSS[159]
	VSS[160]
	VSS[161]
	VSS[162]
	VSS[163]
	VSS[164]
	VSS[165]
	VSS[166]
	VSS[167]
	VSS[168]
	VSS[169]
	VSS[170]
	VSS[171]
	VSS[172]
	VSS[173]
	VSS[174]
	VSS[175]
	VSS[176]
	VSS[177]
	VSS[178]
	VSS[179]
	VSS[180]
	VSS[181]
	VSS[182]
	VSS[183]
	VSS[184]
	VSS[185]
	VSS[186]
	VSS[187]
	VSS[188]
	VSS[189]
	VSS[190]
	VSS[191]
	VSS[192]
	VSS[193]
	VSS[194]
	VSS[195]
	VSS[196]
	VSS[197]
	VSS[198]
	VSS[199]
	VSS[200]
	VSS[201]
	VSS[202]
	VSS[203]
	VSS[204]
	VSS[205]
	VSS[206]
	VSS[207]
	VSS[208]
	VSS[209]
	VSS[210]
	VSS[211]
	VSS[212]
	VSS[213]
	VSS[214]
	VSS[215]
	VSS[216]
	VSS[217]
	VSS[218]
	VSS[219]
	VSS[220]
	VSS[221]
	VSS[222]
	VSS[223]
	VSS[224]
	VSS[225]
	VSS[226]
	VSS[227]
	VSS[228]
	VSS[229]
	VSS[230]
	VSS[231]
	VSS[232]
	VSS[233]
	VSS[234]
	VSS[235]
	VSS[236]
	VSS[237]
	VSS[238]
	VSS[239]
	VSS[240]
	VSS[241]
	VSS[242]
	VSS[243]
	VSS[244]
	VSS[245]
	VSS[246]
	VSS[247]
	VSS[248]
	VSS[249]
	VSS[250]
	VSS[251]
	VSS[252]
	VSS[253]
	VSS[254]
	VSS[255]
	VSS[256]
	VSS[257]
	VSS[258]
	VSS[259]
	VSS[260]
	VSS[261]
	VSS[262]
	VSS[263]
	VSS[264]
	VSS[265]
	VSS[266]
	VSS[267]
	VSS[268]
	VSS[269]
	VSS[270]
	VSS[271]
	VSS[272]
	VSS[273]
	VSS[274]
	VSS[275]
	VSS[276]
	VSS[277]
	VSS[278]
	VSS[279]
	VSS[280]
	VSS[281]
	VSS[282]
	VSS[283]
	VSS[284]
	VSS[285]
	VSS[286]
	VSS[287]
	VSS[288]
	VSS[289]
	VSS[290]
	VSS[291]
	VSS[292]
	VSS[293]
	VSS[294]
	VSS[295]
	VSS[296]
	VSS[297]
	VSS[298]
	VSS[299]
	VSS[300]
	VSS[301]
	VSS[302]
	VSS[303]
	VSS[304]
	VSS[305]
	VSS[306]
	VSS[307]
	VSS[308]
	VSS[309]
	VSS[310]
	VSS[311]
	VSS[312]
	VSS[313]
	VSS[314]
	VSS[315]
	VSS[316]
	VSS[317]
	VSS[318]
	VSS[319]
	VSS[320]
	VSS[321]
	VSS[322]
	VSS[323]
	VSS[324]
	VSS[325]
	VSS[326]
	VSS[327]
	VSS[328]
	VSS[329]
	VSS[330]
	VSS[331]
	VSS[332]
	VSS[333]
	VSS[334]
	VSS[335]
	VSS[336]
	VSS[337]
	VSS[338]
	VSS[339]
	VSS[340]
	VSS[341]
	VSS[342]
	VSS[343]
	VSS[344]
	VSS[345]
	VSS[346]
	VSS[347]
	VSS[348]
	VSS[349]
	VSS[350]
	VSS[351]
	VSS[352]
	VSS[353]
	VSS[354]
	VSS[355]
	VSS[356]
	VSS[357]
	VSS[358]
	VSS[359]
	VSS[360]
	VSS[361]
	VSS[362]
	VSS[363]
	VSS[364]
	VSS[365]
	VSS[366]
	VSS[367]
	VSS[368]
	VSS[369]
	VSS[370]
	VSS[371]
	VSS[372]
	VSS[373]
	VSS[374]
	VSS[375]
	VSS[376]
	VSS[377]
	VSS[378]
	VSS[379]
	VSS[380]
	VSS[381]
	VSS[382]
	VSS[383]
	VSS[384]
	VSS[385]
	VSS[386]
	VSS[387]
	VSS[388]
	VSS[389]
	VSS[390]
	VSS[391]
	VSS[392]
	VSS[393]
	VSS[394]
	VSS[395]
	VSS[396]
	VSS[397]
	VSS[398]
	VSS[399]
	V

# DDRII SO-DIMM (DDR)



- [7] M\_A\_DQ[63:0]
- [7] M\_A\_DM[7:0]
- [7] M\_A\_DQS[7:0]
- [7] M\_A\_DQS#1[7:0]
- [7] M\_A\_A[14:0]






Reverse Type H: 5.2mm  
SMBus address A0



Title		
DDRII SO-DIMM		
Size	Document Number	Rev
	ZH7	1A
Date:	Tuesday, June 16, 2009	Sheet 15 of 31

# DDRII SO-DIMM (DDR)

## PC4800 DDR2 SDRAM SO-DIMM (200P)











Standard Type H: 5.2mm



Title <b>DDRII SO-DIMM</b>		
Size	Document Number <b>ZH7</b>	Rev <b>1A</b>
Date: Tuesday, June 16, 2009	Sheet 16	of 31



# Codec ALC269X (ADO)



**QUANTA COMPUTER**



File: **Codec ALC269X**

Size	Document Number	Rev
	<b>ZH7</b>	<b>1A</b>





Date: Thursday, June 18, 2009 Sheet 17 of 31




# Mini Card1-WLAN/WMAX(MPC)



# Mini Card2-3G(MNC)







## QUANTA COMPUTER

Title		
<b>MINI PCIE (WLAN/WMAX/3G)</b>		
Size	Document Number	Rev
	<b>ZH7</b>	<b>1A</b>
Date:	Tuesday, June 16, 2009	Sheet 19 of 31


# MB USB (USB)




**Remove R6、R7、L2**




# 2.5" SATA HDD(HDD)



**0.94A (80mils)**



# HOLE (EXC)




**QUANTA COMPUTER**

Title: **USB/HDD/HOLE**


Size: Document Number **ZH7** Rev **1A**

Date: Friday, June 19, 2009 Sheet 20 of 31


# Keyboard(KBC)



# BuleTooth (BTM)



# LED D/B (UIF)





擺放要靠近CN910


WLAN_LED#	C427	"220P/50V_4
3G_EC_LED#	C428	"220P/50V_4
BATLED0#	C429	"220P/50V_4
BATLED1#	C430	"220P/50V_4
KILL_SW_BT#	C431	"220P/50V_4
KILL_SW_WL#	C432	"220P/50V_4
KILL_SW_3G#	C433	"220P/50V_4
3G_MINI2_LED#	C434	"220P/50V_4

Check P/N footprint



# Touch Pad D/B (TPD)




# Card Reader/USB DB CONNECTER(MMC)/Power Connector



# CRT D/B (UIF)



For EMI




**QUANTA COMPUTER**

Title: **KB/BT/PR/TP/LAN/LED/CR Connects**


Size: **ZH7** Document Number: **1A**

Date: **Tuesday, June 16, 2009** Sheet: **21** of **31**


# Backlight Control(LDS)




# LED Panel(LDS)



# LED Panel POWER SWITCH(LDS)




# HDMI(HDM)




## HDMI

PS8101 : AL008101000  
PS8101T : AL008101001




PC1	PC0	EQ Control
L	L	8dB
L	H	4dB
H	L	12dB
H	H	0dB


## FOR EMI




## SDVO I2C Control



# Camera(CCD)




## OE# control for power saving




# Charger(DCD)

## DC-IN JACK




POWER\_JACK  
dcjk-2dc3003-001211-5p



Add ESD diode base on EC FAE suggestion

<b>CHARGER (ISL88731)</b>		
Size	Document Number	Rev
	<b>ZH7</b>	<b>1A</b>
Date:	Tuesday, June 16, 2009	Sheet 23 of 30




OCP : 4.3A


OCP : 4.5A

AO4932 Rds=15.8~19.6mOhm  
 +5VPCU OCP:4.3A 400K  
 $L(\text{ripple current}) = (19-5) * 5 / (3.3u * 400k * 19) \sim 2.791A$   
 $I_{ocp} = 4.3 - (2.791/2) \sim 2.9045A$   
 $V_{th} = 2.9045A * 19.6mOhm = 56.9282mV$   
 $R(I_{lim}) = (56.9282mV * 10) / 5uA \sim 113.8K = 118K$


AO4932 Rds=15.8~19.6mOhm  
 +3VPCU OCP:4.5A 500K  
 $L(\text{ripple current}) = (19-3.3) * 3.3 / (3.3u * 500k * 19) \sim 1.653A$   
 $I_{ocp} = 4.5 - (1.653/2) \sim 3.6735A$   
 $V_{th} = 3.6735A * 19.6mOhm = 72mV$   
 $R(I_{lim}) = (72mV * 10) / 5uA \sim 144K = 143K$




0.94A



2.17A



0.825A




**QUANTA COMPUTER**

Title: **SYSTEM 5V/3V (RT8206B)**

Size	Document Number	Rev
	<b>ZH7</b>	<b>1A</b>

Date: Thursday, June 18, 2009 Sheet 24 of 30






**QUANTA COMPUTER**

Title: **VCore (ISL6261A)**

Size: Document Number **ZH7** Rev **1A**

Date: Tuesday, June 16, 2009 Sheet 25 of 30



$$V_{out} = (PR150/PR149) \times 0.75 + 0.75$$



AO4710  $R_{dson}=11.7\sim 14.2m\Omega$   
 $L(\text{ripple current})$   
 $= (19-1.8) \times 1.8 / (1\mu \times 400k \times 19)$   
 $\sim 4.074A$   
 $V_{th} = (10-2.037) \times 14.2m\Omega = 0.113V$   
 $R_{ILIM} = 0.113 / 10\mu A = 11.3K$   
 $(10\mu \times PR94) / R_{dson} + \Delta I / 2 = I_{ocp}$




Title		
DDR 1.8V (RT8207A)		
Size	Document Number	Rev
	ZH7	1A
Date:	Tuesday, June 16, 2009	Sheet 26 of 30



# Discharger/1.5V(DCD)



		<b>QUANTA COMPUTER</b>	
		Title: <b>Discharge/1.5V</b>	
Size:	Document Number: <b>ZH7</b>	Rev: <b>1A</b>	
Date: Tuesday, June 16, 2009		Sheet: 28	of 30





**EC GPIO Setting**

Pin Name	Net Name	Setting	Description
GPIO1	ACIN	GPI	EC Detect AC Adapter State
GPIO3	NBSWON#	GPI	Pwr switch in
GPIO4/AD5		GPI	No used
GPIO5/AD4		GPI	No used
GPIO6	LID#	GPI	Reserved for Lid function
GPIO7	SUSB#	GPI	S.B sleep S3 pin
GPIO10/LPCFD#		GPI	No used
GPIO11/CLKRUN#	CLKRUN#	O	Clock Run
GPIO12/PSDA13	KILL_SW_BTN#	GPI	Detect hole tooth enable/disable
GPIO13/C_PWM	PWRLED#	GPI	Power on LED drive
GPIO14/TB1	FANSIG	GPI	To detect FAN speed
GPIO15/A_PWM	CONTRAST	O	EC PWM for Panel Brightness
GPIO16/CIRTX		GPI	No used
GPIO17/SL1	MBCLK	O	SMBus Clock for M/B
GPIO20/T_A2		GPI	No used
GPIO21/B_PWM	NUMLED#	O	Number Lock LED drive
GPIO22/SDA1	MBDATA	I/O	SMBus Data for M/B
GPIO23/SL3	3ND_MBCLK	O	SMBus Clock for acer ID flash
GPIO24/LDRQ#	EC_FPBACK#	GPO	Panel back light control
GPIO25/PSCLK3	MAINON	GPO	Turn On/Off main power
GPIO26/PSCLK1		GPI	No used
GPIO27/PSDA2	BT_POWERON#	GPO	Turn On/Off bluetooth power
GPIO30/CIRTX2		GPI	No used
GPIO31/SDA3	3ND_MBDATA	I/O	SMBus Data for acer ID flash
GPIO32/D_PWM	BATLED0#	GPO	Battery status LED drive
GPIO33/H_PWM	BATLED1#	GPO	Battery status LED drive
GPIO34/CIRRX1		GPI	No used
GPIO35/PSDAT1	TPDATA	O	PS2 data for touch pad
GPIO36/TB3	VRON	GPO	Turn On/Off CPU Power
GPIO37/PSCLK1	TPCLK	O	PS2 clock for touch pad
GPIO40/F_PWM	SUSLED	GPO	S3 state LED drive
GPIO42/PSCLK2	3G_WAKE_2	GPI	3G wake up
GPIO42/TKC	AMP_MUTE#	GPI	No used
GPIO43/TMS	AMP_MUTE#	GPO	Turn On/Off Audio Amplifier
GPIO44/TD1		GPI	No used
GPIO45/E_PWM	CPUFAN#	O	EC PWM for Fan Module
GPIO46/cirrxm/trst#	3G_WAKE_1	GPI	3G wake up
GPIO47/SL4		GPI	No used
GPIO50/TDO	D/C#	GPO	Battery charge / discharge control
GPIO51/TA3	SS_ON	GPO	Turn On/Off SS Power plane
GPIO52/cirt2/trd#	PCIE_WAKE#_EC	GPI	No used
GPIO53/SDA4	EC_SCI#	O	EC SCI
GPIO54/ECSCF	ECDB_CLOCK	GPI	No used
GPIO55/CLKOUT	ECDB_CLOCK	GPI	No used
GPIO56/TA1		GPI	No used
GPIO57/KBSOUT17	KILL_SW_WL#	GPI	Detect mini card 1 (WLAN) enable/disable
GPIO60/KBSOUT16	KILL_SW_3G#	GPI	Detect mini card 2 (3G) enable/disable
GPIO61/KBSOUT15	MY15	O	Keyboard scan output
GPIO62/KBSOUT14	MY14	O	Keyboard scan output
GPIO63/KBSOUT13	MY13	O	Keyboard scan output
GPIO64/KBSOUT12	MY12	O	Keyboard scan output
GPIO65/SMH#	EC_SMI#	O	EC SMI
GPIO66/G_PWM	CAPSLED#	O	Caps Lock LED drive
GPIO67/PWUREQ	USB_EN#	GPO	USB power enable/disable
GPIO70/IRRX2_IRSL0	SUSC#	GPI	S.B sleep S4 pin
GPIO71/IRTX/SOUT2	PWROK_EC	GPO	System Power Good for PCI Reset
GPIO72/IRRX/SIN2	EC_RSMRST#	GPO	S.B Resume Power Reset
GPIO73/SL2	2ND_MBCLK	O	SMBus Clock for CPU thermal
GPIO74/SDA2	2ND_MBDATA	I/O	SMBus Data for CPU thermal
GPIO75/SP1_SCK	PCI_RESET	GPO	PLT RS7# enable/disable for mini card 2
GPIO76/SP1_DOSHBM	PCI_EN	GPO	Mini card 2 (3G) enable/disable
GPIO77/SP1_DI	CRT_SENSE#	GPI	To detect CRT
GPIO81	NBSWON#	GPO	S.B Power button Event
GPIO82/TRIS#		GPI	No used
GPIO83/SOUT_CR/BADDR1	nR_SOUT_CR	GPI	No used (Address Setting)
GPIO84/BADDR0	BADDR0	GPI	No used (Address Setting)
GPIO87/CIRRRXMSIN_CR	RF_EN	GPO	Mini card 1 (WLAN) enable/disable
GPIO90/AD0	TEMP_MBAT	I	EC detect battery state
GPIO91/AD1		GPI	No used
GPIO92/AD2	TPD_TRIP	GPI	No used
GPIO93/AD3	ICMNT	I	EC detect system current in AC mode
GPIO94/AD0		GPI	No used
GPIO95/DA1		GPI	No used
GPIO96/DA2		GPI	No used
GPIO97/DA3		GPI	No used

**ICH9M GPIO Setting**

Pin Name	Power	ICH9M Default	Net Name	Description	Setting	Internal PU/PD	External PU/PD
GPIO0/PMSVNC#	Core	GPI	PM_SVNC#	Power Management Sync	O		
GPIO1	Core	GPI	EC_SMI#	EC SMI	GPI		PU 10KΩ to +3V
GPIO2/PIROE#	Core	GPI	INTE#	No used	GPI		PU 10KΩ to +3V
GPIO3/PIROF#	Core	GPI	INTF#	No used	GPI		PU 10KΩ to +3V
GPIO4/PIROG#	Core	GPI	INTG#	No used	GPI		PU 10KΩ to +3V
GPIO5/PIROH#	Core	GPI	INTH#	No used	GPI		PU 10KΩ to +3V
GPIO6	Core	GPI	LID#_ICH	Lid function	GPI		PU 10KΩ to +3V
GPIO7	Core	GPI		No used	GPI		PU 10KΩ to +3V
GPIO8	SS	GPI	EC_SCI#	EC SCI interrupt	GPI		PU 10KΩ to +3V S5
GPIO9/WOL_EN	SS	Native	ICH_GPIO9	No used	GPI		PU 10KΩ to +3V S5
GPIO10/SUS_PWR_ACK	SS	GPI	ICH_GPIO10	No used	GPI		PU 10KΩ to +3V S5
GPIO11/SMBALERT#	SS	Native	ICH_GPIO11	No used	GPI		PU 10KΩ to +3V S5
GPIO12/LAN_PHY_PWR_CTRL	SS	GPO	ICH_GPIO12	No used	GPI		PU 10KΩ to +3V S5
GPIO13	SS	GPI	ICH_GPIO13	No used	GPI		PU 10KΩ to +3V S5
GPIO14/AC_PRESENT	SS	GPI	ICH_GPIO14	No used	GPI		PU 10KΩ to +3V S5
GPIO15/STP_PCB#	SS	Native	PM_STPCPU#	Stop CPU Clock	O		
GPIO16/DPRSLPVR	Core	Native	DPRSLPVR	Deeper Sleep-Voltage Regulator	O	PD 20KΩ	
GPIO17	Core	GPI	BORAD_ID0	M/B ID Setting	GPI		PU or PD 10KΩ
GPIO18	Core	GPO	BORAD_ID1	M/B ID Setting	GPI		PU or PD 10KΩ
GPIO19/SATA1GP	Core	GPI	ICH_GPIO19	No used	GPI		PU 10KΩ to +3V
GPIO20	Core	GPO		No used	GPO	PD 20KΩ	
GPIO21/SATA0GP	Core	GPI	BORAD_ID2	M/B ID Setting	GPI		PU or PD 10KΩ
GPIO22/SCLOCK	Core	GPI	BORAD_ID3	M/B ID Setting	GPI		PU or PD 10KΩ
GPIO23/LDRQ1#	Core	Native		No used	GPI	PU 20KΩ	
GPIO24/MEM/LED	SS	GPO		No used	GPO		
GPIO25/STP_CPU#	SS	Native	PM_STPCPU#	Stop CPU Clock	O		
GPIO26/S4_STATE#	SS	Native		No used	GPO		
GPIO27	SS	GPO		No used	GPO		
GPIO28	SS	GPO		No used	GPO		
GPIO29/OC5#	SS	Native	USBOC5#	No used	GPI		PU 10KΩ to +3V S5
GPIO30/OC6#	SS	Native	USBOC6#	No used	GPI		PU 10KΩ to +3V S5
GPIO31/OC7#	SS	Native	USBOC7#	No used	GPI		PU 10KΩ to +3V S5
GPIO32/CLKRUN#	Core	GPO	CLKRUN#	PCI Clock Run	I		PU 8.2KΩ to +3V
GPIO33/HDA_DOCK_EN#	Core	GPO		No used	GPO	PU 20KΩ	
GPIO34/HDA_DOCK_RST#	Core	GPO		No used	GPO		
GPIO35/SATACLKREQ#	Core	GPO	CLKREQ#_SATA	SATA Clock Request	O		PU 10KΩ to +3V
GPIO36/SATA4GP	Core	GPI	ICH_GPIO36	No used	GPI		PU 10KΩ to +3V
GPIO37/SATA5GP	Core	GPI	ICH_GPIO37	No used	GPI		PU 10KΩ to +3V
GPIO38/SLOAD	Core	GPI	ICH_GPIO38	No used	GPI		PD 10KΩ to GND
GPIO39/SDATAOUT0	Core	GPI		No used	GPI		PU 10KΩ to +3V
GPIO40/OC1#	SS	Native	USBOC1#	No used	GPI		PU 10KΩ to +3V S5
GPIO41/OC2#	SS	Native	USBOC2#	No used	GPI		PU 10KΩ to +3V S5
GPIO42/OC3#	SS	Native	USBOC3#	No used	GPI		PU 10KΩ to +3V S5
GPIO43/OC4#	SS	Native	USBOC4#	No used	GPI		PU 10KΩ to +3V S5
GPIO44/OC8#	SS	Native	USBOC8#	No used	GPI		PU 10KΩ to +3V S5
GPIO45/OC9#	SS	Native	USBOC9#	No used	GPI		PU 10KΩ to +3V S5
GPIO46/OC10#	SS	Native	USBOC10#	No used	GPI		PU 10KΩ to +3V S5
GPIO47/OC11#	SS	Native	USBOC11#	No used	GPI		PU 10KΩ to +3V S5
GPIO48/SDATAOUT1	Core	GPI		No used	GPI		PU 10KΩ to +3V
GPIO49	Core	GPO	DMI_TERM_SEL	No used	GPO	PU 20KΩ	
GPIO50/REQ1#	Core	Native	REQ1#	No used	GPI		PU 10KΩ to +3V
GPIO51/GNT1#	Core	Native		No used	GPI	PU 20KΩ	
GPIO52/REQ2#	Core	Native	REQ2#	No used	GPI		PU 10KΩ to +3V
GPIO53/GNT2#	Core	Native		No used	GPI	PU 20KΩ	
GPIO54/REQ3#	Core	Native	REQ3#	No used	GPI		PU 10KΩ to +3V
GPIO55/GNT3#	Core	Native		No used	GPI	PU 20KΩ	
GPIO56	SS	GPI	ICH_GPIO56	No used	GPI		PU 10KΩ to +3V S5
GPIO57	SS	GPI	ICH_GPIO57	No used	GPI		PD 100KΩ to GND
GPIO58/SP1_CS1#	SS	GPI	SPI_CS1#	No used	GPI	PU 20KΩ	
GPIO59/OC0#	SS	Native	USBOC0#	No used	GPI		PU 10KΩ to +3V S5
GPIO60/LINKALERT#	SS	Native	ICH_GPIO60	No used	GPI		PU 10KΩ to +3V S5

**CK505 Clock Setting Table**


Differential CPU Clock			
Pin Name	Pin	Net Name	Description
CPU_0	61	CLK_CPU_BCLK	
CPU_0#	60	CLK_CPU_BCLK#	Differential CPU clock
CPU_1	58	CLK_MCH_BCLK	
CPU_1#	57	CLK_MCH_BCLK#	Differential NB GS45 clock

PCI Express Clock			
Pin Name	Pin	Net Name	Description
SR0/DO196	20	DREFCLK	
SR0/DO196#	21	DREFCLK#	96MHz DOT clock for NB GS45
LCDCLK/27M	24	DREFSSCLK	
LCDCLK#27M_SS	25	DREFSSCLK#	Clock output for NB GS45 graphic controller
SR2	28	PECLK_SATA	
SR2#	29	PECLK_SATA#	Differential Serial Reference Clock for SB ICH9M SATA
SR3/CR#_C	31	PECLK_ICH	
SR3/CR#_D	32	PECLK_ICH#	Differential Serial Reference Clock for SB ICH9M
SR4	34	PECLK_LAN	
SR4#	35	PECLK_LAN#	Differential Serial Reference Clock for on board LAN
SR6	48	PECLK_MINI2	
SR6#	47	PECLK_MINI2#	Differential Serial Reference Clock for Mini Card 2
SR7/CR#_F	51	PECLK_MINI1	No use
SR7/CR#_E	50	CLKREQ#_MINI2	Clock Request for Mini Card 2 (SRC6)
SR8/CPU_TTP	54		No use
SR8#CPU_TTP#	53		No use
SR9	37	PECLK_MINI	
SR9#	38	PECLK_MINI#	Differential Serial Reference Clock for MINI CARD 1
SR10	41	PECLK_3GPL#	
SR10#	42	PECLK_3GPL#	Differential Serial Reference Clock for NB GS45
SR11/CR#_H	40	CLKREQ#_MCH	Clock Request for NB GS45 (SRC10)
SR11#CR#_G	39	CLKREQ#_MINI	Clock Request for Mini Card 1 (SRC9)

PCI Clock			
Pin Name	Pin	Net Name	Description
PC10/CR#_A	8	CLKREQ#_SATA	Clock Request for SATA (SRC2)
PC11/CR#_B	10	CLKREQ#_LAN	Clock Request for on board LAN (SRC4)
PC12	11	PCLK_DEBUG	PCI clock for debug card
PC13	12		No use
PC14	13	PCLK_EC	PCI clock for EC
PC15	14	PCLK_ICH	PCI clock for SB ICH9M

Other Clock			
Pin Name	Pin	Net Name	Description
USB_48	17	CLK48_ICH	48MHz for SB ICH9M
		CLK48_CARD	48MHz for USB Card Reader
REF	5	CLK14_ICH	14.318MHz for SB ICH9M

Clock Request Table			
CLKREQ#	MAPPING	Control	
CR#_A	SR0	SR2	SATA
CR#_B	LCDCLK	SR4	LAN
CR#_C	SR0	SR4	N/A
CR#_D	LCDCLK	SR4	N/A
CR#_E		SR6	MINI2
CR#_F		SR8	N/A
CR#_G		SR9	MINI1
CR#_H		SR10	MCH



**QUANTA  
COMPUTER**

Title: **Schematic Setting**

Size	Document Number	Rev
	<b>ZH7</b>	<b>1A</b>

Date: Tuesday, June 16, 2009 Sheet 31 of 31