

# Compal Confidential

## PEW71/91/51 M/B Schematics Document

Intel Arrandale Processor with DDRIII + Ixex Peak-M  
NV N11P-GV2H and N11P-GE

2010-06-07

REV: 1.0

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	SCHEMATICS,MB A5893	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401869	Rev C
				Date:	Wednesday, June 30, 2010	Sheet 1 of 56


# Compal Confidential

Model Name : NEW71/91

File Name : LA5893P

Fan Control  
page 41

Clock Generator  
IDT: 9LVS3199AKLFT  
Realtek: RTM890N-631-VB-GRT  
133/120/100/96/14.318MHZ to PCH  
page 12



Security Classification	Compal Secret Data		Title
Issued Date	2009/08/01	Deciphered Date	2010/08/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.		
Document Number	401869	
Date:	Wednesday, June 30, 2010	Sheet 2 of 56

SHEMATICS, MB A5893

Rev C

## Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
BATT+	Battery power supply (12.6V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+VGA_CORE	Core voltage for GPU	ON	OFF	OFF
+VGF_X_CORE	Core voltage for Arrandale GPU (only for arrandaleCPU)	ON	OFF	OFF
+0.75VS	+0.75VP to +0.75VS switched power rail for DDR terminator	ON	OFF	OFF
+1.0VSDGPU	+1.0VSPDGPU to +1.0VSDGPU switched power rail for GPU	ON	OFF	OFF
+1.05VS_VTT	+1.05VS_VTTP to +1.05VS_VTT switched power rail for ARD CPU	ON	OFF	OFF
+1.05VS_PCH	+1.05VS_VTT to +1.05VS_PCH power for PCH	ON	OFF	OFF
+1.5V	+1.5VP to +1.5V power rail for DDRIII	ON	ON	OFF
+1.5VS	+1.5V to +1.5VS switched power rail	ON	OFF	OFF
+1.5VSDGPU	+1.5VS to +1.5VSDGPU switched power rail for GPU	ON	OFF	OFF
+1.8VS	(+5VALW or +3VALW) to 1.8V switched power rail to PCH & GPU	ON	OFF	OFF
+3VALW	+3VALW always on power rail	ON	ON	ON*
+3VALW_EC	+3VALW always to KBC	ON	ON	ON*
+3V_LAN	+3VALW to +3V_LAN power rail for LAN	ON	ON	ON*
+3V	+3VALW to +3V power rail for PCH (Short Jumper)	ON	ON	ON*
+3VS	+3VALW to +3VS power rail	ON	OFF	OFF
+5VALW	+5VALWP to +5VALW power rail	ON	ON	ON*
+5V	+5VALW to +5V switched power rail for PCH (Short resistor)	ON	ON	ON*
+5VS	+5VALW to +5VS switched power rail	ON	OFF	OFF
+VSB	+VSBP to +VSB always on power rail for sequence control	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON

Note : ON\* means that this power plane is ON only with AC power available, otherwise it is OFF.

### EC SM Bus1 address

### EC SM Bus2 address

Device	Address	Device	Address
Smart Battery	0001 011X b		

### PCH SM Bus address

Device	Address
Clock Generator (9LVS3199AKLFT, RTM890N-631-VB-GRT)	1101 0010b
DDR DIMM0	1001 000Xb
DDR DIMM2	1001 010Xb

## BOM Config move to page 56

VRAM BOM Config  
X7621@: X76198BOL21 ALT. GROUP PARTS 1G SAM  
X7622@ X76198BOL22 ALT. GROUP PARTS 1G HYN

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	ClOCK
Full ON		HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)		LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

### Board ID / SKU ID Table for AD channel

Vcc	3.3V +/- 5%			
Ra/Rc/Re	100K +/- 5%			
Board ID	Rb / Rd / Rf	V <sub>AD_BID</sub> min	V <sub>AD_BID</sub> typ	V <sub>AD_BID</sub> max
0	0	0 V	0 V	0 V
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V
2	18K +/- 5%	0.436 V	0.503 V	0.538 V
3	33K +/- 5%	0.712 V	0.819 V	0.875 V
4	56K +/- 5%	1.036 V	1.185 V	1.264 V
5	100K +/- 5%	1.453 V	1.650 V	1.759 V
6	200K +/- 5%	1.935 V	2.200 V	2.341 V
7	NC	2.500 V	3.300 V	3.300 V

### BOARD ID Table

Board ID	PCB Revision
0	0.1
1	0.2
2	0.3
3	1.0
4	
5	
6	
7	

### BTO Option Table

BTO Item	BOM Structure
UMA ONLY	UMA ONLY@
Discrete	DIS@
Discrete Only	DIS ONLY@
VRAM	X76@
Switchable	SG@
UMA ONLY & OPTIMUS	UMOP@
3G	3G@
Blue Tooth	BT@
OPTIMUS	OPT@
NonSG SKU	NonSG@
NEW71	71@
NEW91	91@
N11P-GV2H	GV2H@
N11P-GE1	GE1@
N11P-GV2H-A2	GV2HA2@
N11P-GV2H-A3	GV2HA3@
Non OPT SKU	NonOPT@
SG or OPT	SGOPT@

### USB Port Table

USB 2.0	USB 1.1	Port	3 External USB Port
EHCI1	UHCI0	0	USB/B (Right Side)
		1	USB Port (Left Side)
	UHCI1	2	USB/B (Right Side)
		3	
	UHCI2	4	
		5	
	UHCI3	6	
7			
EHCI2	UHCI4	8	Camera
		9	Card Reader
	UHCI5	10	SIM Card
		11	Blue Tooth
	UHCI6	12	Mini Card(WLAN)
13		Mini Card(GPS)	

VRAM P/N :  
Samsung : SA000035720 (S IC D3 64MX16 K4W1G1646E-HC12 FBGA ABO! )  
Hynix : SA000032420 (S IC D3 64MX16 H5TQ1G63BFR-12C FBGA ABO! )

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	
				SCHEMATICS,MB A5893	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev C
				401869	
				Date: Wednesday, June 30, 2010	Sheet 3 of 56





10 DDR\_A\_D[0..63]  
 10 DDR\_A\_DM[0..7]  
 10 DDR\_A\_DQS[0..7]  
 10 DDR\_A\_MA[0..15]

JCPU1C

DDR A D0 A10  
 DDR A D1 C10  
 DDR A D2 C7  
 DDR A D3 A7  
 DDR A D4 B10  
 DDR A D5 D10  
 DDR A D6 E10  
 DDR A D7 A8  
 DDR A D8 D8  
 DDR A D9 F10  
 DDR A D10 E6  
 DDR A D11 SA  
 DDR A D12 E9  
 DDR A D13 B7  
 DDR A D14 E7  
 DDR A D15 C6  
 DDR A D16 H10  
 DDR A D17 G8  
 DDR A D18 K7  
 DDR A D19 J8  
 DDR A D20 G7  
 DDR A D21 G10  
 DDR A D22 J7  
 DDR A D23 J10  
 DDR A D24 L7  
 DDR A D25 M6  
 DDR A D26 M8  
 DDR A D27 I9  
 DDR A D28 L6  
 DDR A D29 K8  
 DDR A D30 SA  
 DDR A D31 P9  
 DDR A D32 AH5  
 DDR A D33 AF5  
 DDR A D34 AK6  
 DDR A D35 AK7  
 DDR A D36 AF6  
 DDR A D37 AG5  
 DDR A D38 A17  
 DDR A D39 A16  
 DDR A D40 A110  
 DDR A D41 A19  
 DDR A D42 AL10  
 DDR A D43 AK12  
 DDR A D44 AK8  
 DDR A D45 A17  
 DDR A D46 AK11  
 DDR A D47 A18  
 DDR A D48 AN8  
 DDR A D49 AM10  
 DDR A D50 AR11  
 DDR A D51 AL11  
 DDR A D52 AM9  
 DDR A D53 AN9  
 DDR A D54 AT11  
 DDR A D55 AP12  
 DDR A D56 AM12  
 DDR A D57 AN12  
 DDR A D58 AM13  
 DDR A D59 AT14  
 DDR A D60 AT12  
 DDR A D61 AL13  
 DDR A D62 AR14  
 DDR A D63 AP14  
 SA\_DQ[0]  
 SA\_DQ[1]  
 SA\_DQ[2]  
 SA\_DQ[3]  
 SA\_DQ[4]  
 SA\_DQ[5]  
 SA\_DQ[6]  
 SA\_DQ[7]  
 SA\_DQ[8]  
 SA\_DQ[9]  
 SA\_DQ[10]  
 SA\_DQ[11]  
 SA\_DQ[12]  
 SA\_DQ[13]  
 SA\_DQ[14]  
 SA\_DQ[15]  
 SA\_DQ[16]  
 SA\_DQ[17]  
 SA\_DQ[18]  
 SA\_DQ[19]  
 SA\_DQ[20]  
 SA\_DQ[21]  
 SA\_DQ[22]  
 SA\_DQ[23]  
 SA\_DQ[24]  
 SA\_DQ[25]  
 SA\_DQ[26]  
 SA\_DQ[27]  
 SA\_DQ[28]  
 SA\_DQ[29]  
 SA\_DQ[30]  
 SA\_DQ[31]  
 SA\_DQ[32]  
 SA\_DQ[33]  
 SA\_DQ[34]  
 SA\_DQ[35]  
 SA\_DQ[36]  
 SA\_DQ[37]  
 SA\_DQ[38]  
 SA\_DQ[39]  
 SA\_DQ[40]  
 SA\_DQ[41]  
 SA\_DQ[42]  
 SA\_DQ[43]  
 SA\_DQ[44]  
 SA\_DQ[45]  
 SA\_DQ[46]  
 SA\_DQ[47]  
 SA\_DQ[48]  
 SA\_DQ[49]  
 SA\_DQ[50]  
 SA\_DQ[51]  
 SA\_DQ[52]  
 SA\_DQ[53]  
 SA\_DQ[54]  
 SA\_DQ[55]  
 SA\_DQ[56]  
 SA\_DQ[57]  
 SA\_DQ[58]  
 SA\_DQ[59]  
 SA\_DQ[60]  
 SA\_DQ[61]  
 SA\_DQ[62]  
 SA\_DQ[63]

DDR SYSTEM MEMORY A

AA6 DDR A\_CLK0 10  
 AA7 DDR A\_CLK0# 10  
 P7 DDR A\_CKE0 10  
 Y6 DDR A\_CLK1 10  
 Y6 DDR A\_CLK1# 10  
 P6 DDR A\_CKE1 10  
 AE2 DDR A\_CS0# 10  
 AE8 DDR A\_CS1# 10  
 AD8 DDR A\_ODT0 10  
 AF9 DDR A\_ODT1 10  
 B9 DDR A\_DM0  
 D7 DDR A\_DM1  
 LZ DDR A\_DM2  
 M7 DDR A\_DM3  
 AG6 DDR A\_DM4  
 AM7 DDR A\_DM5  
 AN10 DDR A\_DM6  
 AN13 DDR A\_DM7  
 C9 DDR A\_DQS#0  
 ER DDR A\_DQS#1  
 D8 DDR A\_DQS#2  
 N9 DDR A\_DQS#3  
 AH7 DDR A\_DQS#4  
 AK9 DDR A\_DQS#5  
 AP11 DDR A\_DQS#6  
 AT13 DDR A\_DQS#7  
 CR DDR A\_DQS#0  
 F9 DDR A\_DQS1  
 HR DDR A\_DQS2  
 M9 DDR A\_DQS3  
 AR8 DDR A\_DQS4  
 AK10 DDR A\_DQS5  
 AN11 DDR A\_DQS6  
 AR13 DDR A\_DQS7  
 Y3 DDR A\_MA0  
 W1 DDR A\_MA1  
 AA8 DDR A\_MA2  
 AA3 DDR A\_MA3  
 V1 DDR A\_MA4  
 AA9 DDR A\_MA5  
 V8 DDR A\_MA6  
 T1 DDR A\_MA7  
 Y9 DDR A\_MA8  
 U6 DDR A\_MA9  
 AD4 DDR A\_MA10  
 T2 DDR A\_MA11  
 U3 DDR A\_MA12  
 AG8 DDR A\_MA13  
 T3 DDR A\_MA14  
 V9 DDR A\_MA15  
 SA\_CS[0]  
 SA\_CS[1]  
 SA\_CS[2]  
 SA\_CS[3]  
 SA\_CS[4]  
 SA\_CS[5]  
 SA\_CS[6]  
 SA\_CS[7]  
 SA\_CS[8]  
 SA\_CS[9]  
 SA\_CS[10]  
 SA\_CS[11]  
 SA\_CS[12]  
 SA\_CS[13]  
 SA\_CS[14]  
 SA\_CS[15]  
 SA\_BS[0]  
 SA\_BS[1]  
 SA\_BS[2]  
 SA\_BS[3]  
 SA\_BS[4]  
 SA\_BS[5]  
 SA\_BS[6]  
 SA\_BS[7]  
 SA\_BS[8]  
 SA\_BS[9]  
 SA\_BS[10]  
 SA\_BS[11]  
 SA\_BS[12]  
 SA\_BS[13]  
 SA\_BS[14]  
 SA\_BS[15]  
 SA\_CAS#  
 SA\_RAS#  
 SA\_WE#

IC\_AUB\_CFD\_rPGA\_R1P0  
 CONN@

11 DDR\_B\_D[0..63]  
 11 DDR\_B\_DM[0..7]  
 11 DDR\_B\_DQS[0..7]  
 11 DDR\_B\_MA[0..15]

JCPU1D

DDR B D0 B5  
 DDR B D1 A5  
 DDR B D2 C3  
 DDR B D3 B3  
 DDR B D4 E4  
 DDR B D5 A6  
 DDR B D6 C4  
 DDR B D7 D1  
 DDR B D8 D1  
 DDR B D9 D2  
 DDR B D10 F2  
 DDR B D11 E1  
 DDR B D12 C2  
 DDR B D13 E8  
 DDR B D14 F3  
 DDR B D15 G4  
 DDR B D16 H6  
 DDR B D17 G2  
 DDR B D18 J6  
 DDR B D19 J3  
 DDR B D20 G1  
 DDR B D21 G5  
 DDR B D22 J2  
 DDR B D23 J1  
 DDR B D24 J5  
 DDR B D25 L2  
 DDR B D26 L1  
 DDR B D27 K2  
 DDR B D28 K5  
 DDR B D29 K4  
 DDR B D30 M4  
 DDR B D31 N5  
 DDR B D32 AE1  
 DDR B D33 AG1  
 DDR B D34 AJ3  
 DDR B D35 AK1  
 DDR B D36 AG4  
 DDR B D37 AG3  
 DDR B D38 AJ4  
 DDR B D39 AN4  
 DDR B D40 AK3  
 DDR B D41 AK4  
 DDR B D42 AM6  
 DDR B D43 AN2  
 DDR B D44 AK5  
 DDR B D45 AK2  
 DDR B D46 AM4  
 DDR B D47 AM3  
 DDR B D48 AP3  
 DDR B D49 AN5  
 DDR B D50 AT4  
 DDR B D51 AN6  
 DDR B D52 AN4  
 DDR B D53 AN3  
 DDR B D54 AT5  
 DDR B D55 AT6  
 DDR B D56 AN7  
 DDR B D57 AP6  
 DDR B D58 AT8  
 DDR B D59 AP8  
 DDR B D60 AT7  
 DDR B D61 AP9  
 DDR B D62 AR10  
 DDR B D63 AT10  
 SB\_DQ[0]  
 SB\_DQ[1]  
 SB\_DQ[2]  
 SB\_DQ[3]  
 SB\_DQ[4]  
 SB\_DQ[5]  
 SB\_DQ[6]  
 SB\_DQ[7]  
 SB\_DQ[8]  
 SB\_DQ[9]  
 SB\_DQ[10]  
 SB\_DQ[11]  
 SB\_DQ[12]  
 SB\_DQ[13]  
 SB\_DQ[14]  
 SB\_DQ[15]  
 SB\_DQ[16]  
 SB\_DQ[17]  
 SB\_DQ[18]  
 SB\_DQ[19]  
 SB\_DQ[20]  
 SB\_DQ[21]  
 SB\_DQ[22]  
 SB\_DQ[23]  
 SB\_DQ[24]  
 SB\_DQ[25]  
 SB\_DQ[26]  
 SB\_DQ[27]  
 SB\_DQ[28]  
 SB\_DQ[29]  
 SB\_DQ[30]  
 SB\_DQ[31]  
 SB\_DQ[32]  
 SB\_DQ[33]  
 SB\_DQ[34]  
 SB\_DQ[35]  
 SB\_DQ[36]  
 SB\_DQ[37]  
 SB\_DQ[38]  
 SB\_DQ[39]  
 SB\_DQ[40]  
 SB\_DQ[41]  
 SB\_DQ[42]  
 SB\_DQ[43]  
 SB\_DQ[44]  
 SB\_DQ[45]  
 SB\_DQ[46]  
 SB\_DQ[47]  
 SB\_DQ[48]  
 SB\_DQ[49]  
 SB\_DQ[50]  
 SB\_DQ[51]  
 SB\_DQ[52]  
 SB\_DQ[53]  
 SB\_DQ[54]  
 SB\_DQ[55]  
 SB\_DQ[56]  
 SB\_DQ[57]  
 SB\_DQ[58]  
 SB\_DQ[59]  
 SB\_DQ[60]  
 SB\_DQ[61]  
 SB\_DQ[62]  
 SB\_DQ[63]

DDR SYSTEM MEMORY - B

W8 DDR B\_CLK0 11  
 W9 DDR B\_CLK0# 11  
 M3 DDR B\_CKE0 11  
 V7 DDR B\_CLK1 11  
 V6 DDR B\_CLK1# 11  
 M2 DDR B\_CKE1 11  
 AB8 DDR B\_CS#0 11  
 AD6 DDR B\_CS#1 11  
 AC7 DDR B\_ODT0 11  
 AD1 DDR B\_ODT1 11  
 D4 DDR B\_DM0  
 E1 DDR B\_DM1  
 H3 DDR B\_DM2  
 K1 DDR B\_DM3  
 AH1 DDR B\_DM4  
 AL2 DDR B\_DM5  
 AR4 DDR B\_DM6  
 AT8 DDR B\_DM7  
 D5 DDR B\_DQS#0  
 E4 DDR B\_DQS#1  
 D4 DDR B\_DQS#2  
 J4 DDR B\_DQS#3  
 AH2 DDR B\_DQS#4  
 AL4 DDR B\_DQS#5  
 AR5 DDR B\_DQS#6  
 AR8 DDR B\_DQS#7  
 C5 DDR B\_DQS0  
 E3 DDR B\_DQS1  
 H4 DDR B\_DQS2  
 M5 DDR B\_DQS3  
 AG2 DDR B\_DQS4  
 AL5 DDR B\_DQS5  
 AP5 DDR B\_DQS6  
 AR7 DDR B\_DQS7  
 U5 DDR B\_MA0  
 V2 DDR B\_MA1  
 T5 DDR B\_MA2  
 V3 DDR B\_MA3  
 R1 DDR B\_MA4  
 TR DDR B\_MA5  
 R2 DDR B\_MA6  
 R6 DDR B\_MA7  
 R4 DDR B\_MA8  
 R5 DDR B\_MA9  
 AR5 DDR B\_MA10  
 P3 DDR B\_MA11  
 R3 DDR B\_MA12  
 AR7 DDR B\_MA13  
 P5 DDR B\_MA14  
 N1 DDR B\_MA15  
 SB\_CK[0]  
 SB\_CK[1]  
 SB\_CS[0]  
 SB\_CS[1]  
 SB\_ODT[0]  
 SB\_ODT[1]  
 SB\_DM[0]  
 SB\_DM[1]  
 SB\_DM[2]  
 SB\_DM[3]  
 SB\_DM[4]  
 SB\_DM[5]  
 SB\_DM[6]  
 SB\_DM[7]  
 SB\_DQS[0]  
 SB\_DQS[1]  
 SB\_DQS[2]  
 SB\_DQS[3]  
 SB\_DQS[4]  
 SB\_DQS[5]  
 SB\_DQS[6]  
 SB\_DQS[7]  
 SB\_DOS[0]  
 SB\_DOS[1]  
 SB\_DOS[2]  
 SB\_DOS[3]  
 SB\_DOS[4]  
 SB\_DOS[5]  
 SB\_DOS[6]  
 SB\_DOS[7]  
 SB\_MA[0]  
 SB\_MA[1]  
 SB\_MA[2]  
 SB\_MA[3]  
 SB\_MA[4]  
 SB\_MA[5]  
 SB\_MA[6]  
 SB\_MA[7]  
 SB\_MA[8]  
 SB\_MA[9]  
 SB\_MA[10]  
 SB\_MA[11]  
 SB\_MA[12]  
 SB\_MA[13]  
 SB\_MA[14]  
 SB\_MA[15]  
 SB\_BS[0]  
 SB\_BS[1]  
 SB\_BS[2]  
 SB\_CAS#  
 SB\_RAS#  
 SB\_WE#

IC\_AUB\_CFD\_rPGA\_R1P0  
 CONN@

10 DDR\_A\_BS0  
 10 DDR\_A\_BS1  
 10 DDR\_A\_BS2

10 DDR\_A\_CAS#  
 10 DDR\_A\_RAS#  
 10 DDR\_A\_WE#

11 DDR\_B\_BS0  
 11 DDR\_B\_BS1  
 11 DDR\_B\_BS2

11 DDR\_B\_CAS#  
 11 DDR\_B\_RAS#  
 11 DDR\_B\_WE#

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATICS,MB A5893	
Document Number	401869		Rev	C	
Date:	Wednesday, June 30, 2010	Sheet	6	of 56	

JCPU1F

+CPU CORE

48A

AG35	VCC1
AG34	VCC2
AG33	VCC3
AG32	VCC4
AG31	VCC5
AG30	VCC6
AG29	VCC7
AG28	VCC8
AG27	VCC9
AG26	VCC10
AF35	VCC11
AF34	VCC12
AF33	VCC13
AF32	VCC14
AF31	VCC15
AF30	VCC16
AF29	VCC17
AF28	VCC18
AF27	VCC19
AF26	VCC20
AD35	VCC21
AD34	VCC22
AD33	VCC23
AD32	VCC24
AD31	VCC25
AD30	VCC26
AD29	VCC27
AD28	VCC28
AD27	VCC29
AD26	VCC30
AC35	VCC31
AC34	VCC32
AC33	VCC33
AC32	VCC34
AC31	VCC35
AC30	VCC36
AC29	VCC37
AC28	VCC38
AC27	VCC39
AC26	VCC40
AA35	VCC41
AA34	VCC42
AA33	VCC43
AA32	VCC44
AA31	VCC45
AA30	VCC46
AA29	VCC47
AA28	VCC48
AA27	VCC49
AA26	VCC50
Y35	VCC51
Y34	VCC52
Y33	VCC53
Y32	VCC54
Y31	VCC55
Y30	VCC56
Y29	VCC57
Y28	VCC58
Y27	VCC59
Y26	VCC60
V35	VCC61
V34	VCC62
V33	VCC63
V32	VCC64
V31	VCC65
V30	VCC66
V29	VCC67
V28	VCC68
V27	VCC69
V26	VCC70
U35	VCC71
U34	VCC72
U33	VCC73
U32	VCC74
U31	VCC75
U30	VCC76
U29	VCC77
U28	VCC78
U27	VCC79
U26	VCC80
R35	VCC81
R34	VCC82
R33	VCC83
R32	VCC84
R31	VCC85
R30	VCC86
R29	VCC87
R28	VCC88
R27	VCC89
R26	VCC90
P35	VCC91
P34	VCC92
P33	VCC93
P32	VCC94
P31	VCC95
P30	VCC96
P29	VCC97
P28	VCC98
P27	VCC99
P26	VCC100

WW15 MOW  
Peak 21A  
Continuous 18A











1.1V RAIL POWER

CPU CORE SUPPLY

POWER

CPU VIDS

SENSE LINES




+CPU-CORE Decoupling	C,uF	ESR, mohm	Stuffing Option
SPCAP, Polymer	4X470uF	4m ohm/4	2X470uF
MLCC 0805 X5R	16X22uF	3m ohm/12	
	16X10uF	3m ohm/16	

IC,AUB\_CFD\_PGA,R1P0  
CONN@

Security Classification	Compal Secret Data	
Issued Date	2009/08/01	Deciphered Date
		2010/08/01


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Compal Electronics, Inc.	
Title	SCHEMATICS, MB A5893
Customer	401869
Date:	Wednesday, June 30, 2010
Sheet	7 of 56



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	SCHMATICS,MB A5893
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISIONS OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date:	Wednesday, June 30, 2010	Sheet	8	of	56










IC,AUB\_CFD\_rPGA,R1P0  
CONN@

IC,AUB\_CFD\_rPGA,R1P0  
CONN@



Security Classification		Compal Secret Data		Title	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	SCHEMATICS,MB A5893	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401869	C
Date: Wednesday, June 30, 2010				Sheet	9 of 56




**Layout Note:**  
Place near JDIMM1






**Layout Note:**  
Place near JDIMM1.203 & JDIMM1.204






2008/9/8 #400755  
 Calpella Clarkfield  
 DDR3 SO-DIMM  
 VREFDQ Platform  
 Design Guide Change Details





**Layout Note:**  
Place near JDIMM2

**Layout Note:** Place these 4 Caps near Command and Control signals of DIMMB




**Layout Note:**  
Place near JDIMM2.203 & JDIMM2.204




**DDR3 SO-DIMM B**  
**H=4mm**

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	SCHEMATICS, MB A5893
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED OUTSIDE THE CUSTODY DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Page	1 of 2	Customer	401869	Rev	C
Date:	Wednesday, June 30, 2010	Sheet	11 of 56		


SM010014520 3000ma 220ohm@100mhz DCR 0.04




SM010014520 3000ma 220ohm@100mhz DCR 0.04



SM010014520 3000ma 220ohm@100mhz DCR 0.04




**Clock Generator**




IDT: 9LRS3199AKLFT, SA00003P00  
 SILEGO: SLG8SP587V(WF), SA00002XY10  
 Low Power:  
 IDT: 9LVS3199AKLFT, SA00003HR00  
 Realtek: RTM890N-631-VB-GRT, SA00003HQ10




IDT 9LVS3199AKLFT NC





IDT Have Internal Pull-Down FOR Realtek







PIN 30	CPU_0	CPU_1
0 (Default)	133MHz	133MHz
1	100MHz	100MHz












HDA\_SYNC  
On Die PLL VR is supplied by 1.5V when sampled High, 1.8V when sampled Low.



enable iTPM: SPI\_MOSI High  
MOSI This signal has a weak internal pull-down resistor. This signal must be sampled low.







INTVRMEN - Integrated SUS 1.05V VRM Enable High - Enable Internal VRs









2008 Intel MOW36/MOW50  
TDO:  
Reserved on ES1 Sample  
Mount R724, R722 on ES2 Sample

MP mount R646, R644, R645, R643 and remove others




	GPIO19 PCH_GPIO19	GPIO37 VGA_PRSMT_L#
dGPU	0	0
iGPU	0	1
OPT SG	1	0




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev C
				Customer	401869
				Date	Wednesday, June 30, 2010
				Sheet	13 of 56

For PCIE LAN





For Wireless LAN



For Mini2


2009/08/25: remove PCIE5

2/10 PCIE7, PCIE8 not support on HM55







1. Connect Directly EXPRESS CARD, MINI1, MINI2
2. Level Shift1, Pull-Up to +3VS CLOCK GEN, DIMM1, DIMM2
3. Level Shift2, Pull-Up to +3VS LAN
4. Level Shift3, Pull-Up to +3VS CPU & PCH XDP

For PCIE LAN




For Wireless LAN




**Schematic\_Checklist\_Rev1.6**

GPIO18	Main (core) power well (+V3.3S)	Mixed with PCIECLKRQ1# If not used, requires 8.2-k to 10-k pull-up to +Vcc_3.3 (+V3.3S)
GPIO25	Resume (Sus) well (+V3.3A)	Mixed with PCIECLKRQ3# If not used, requires 8.2-k to 10-k pull-up to +V3.3A rail.




6/9 MOW23 Request add 25MHz crystal supporting Integrated Graphics







**Project Structure**

GPIO21 ID2	GPIO65 ID1	GPIO66 ID0	Structure
0	0	0	NEW70
0	0	1	NEW80
0	1	0	NEW90
1	0	0	NEW71/91
1	1	0	NEW71/91










\*Discrete  
\*Optimus





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	SCHMATICS,MB A5893
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Customer	401869	Document Number	401869	Rev	C
Date	Wednesday, June 30, 2010	Sheet	14	of	56





09/09/14 WW37 PCH WAKE# PU 10K



**No used Integrated LAN,  
 connecting LAN\_RST# to GND**




System Power Management



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401869	C
Date: Wednesday, June 30, 2010				Sheet	15 of 56







PCI\_GNT0#, PCI\_GNT1#, PCI\_GNT2#, PCI\_GNT3# has a weak internal pull-up





PCI\_GNT2# ESI Strap (Server Only) this signal should not be pulled low

2008/1/6 2009MOW01 change to 22 ohm

Boot BIOS Strap		
PCI_GNT#0	PCI_GNT#1	Boot BIOS Location
0	0	LPC
0	1	Reserved (NAND)
1	0	PCI
1	1	SPI

A16 swap override Strap/Top-Block Swap Override jumper


Low=A16 swap override/Top-Block Swap Override enabled  
High=Default \*




Intel Anti-Theft Technology	
NV_ALE	High=Enabled Low=Disableable (floating) *

DMI Termination Voltage	
NV_CLE	Set to Vcc when HIGH Set to Vss when LOW




NV\_ALE Enable Intel Anti-Theft Technology: 8.2K PU to +3VS  
Disable Intel Anti-Theft Technology: floating (internal PD)  
NV\_CLE DMI termination voltage. weak internal PU, don't PD



OC[0..3] use for EHCI 1  
OC[4..7] use for EHCI 2



Security Classification		Compal Secret Data		Title	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	SCHEMATICS_MB A5893	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF COMPAL ELECTRONICS, INC. DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number	401869	Rev	C	Date: Wednesday, June 30, 2010   Sheet 17 of 56	



GPIO8  
This signal has a weak internal pull up  
can't Pull low

GPIO27  
On-Die PLL Voltage Regulator  
This signal has a weak internal pull up

\* H : On-Die voltage regulator enable  
L : On-Die PLL Voltage Regulator disable

Note: the internal pull-up is disabled  
after RSMRST# de-asserts.  
The On-Die PLL voltage regulator is enabled  
when sampled high. When sampled low the  
On-Die PLL Voltage Regulator is disabled.




GPIO15

\* L : Intel ME Crypto Transport  
Layer Security(TLS) chiper suite  
with no confidentiality  
H : Intel ME Crypto Transport  
Layer Security(TLS) chiper suite  
with confidentiality

CRB has a 1-k pull-up on this signal  
to +3.3VA rail.

	GPIO19 PCH_GPIO19	GPIO37 VGA_PRSNL_L#
dGPU	0	0
iGPU	0	1
SG	1	0


- ✕ A4
- ✕ A49
- ✕ A5
- ✕ A50
- ✕ A51
- ✕ A52
- ✕ A53
- ✕ B2
- ✕ B4
- ✕ B52
- ✕ B53
- ✕ BE1
- ✕ BE53
- ✕ BF1
- ✕ BF53
- ✕ BH1
- ✕ BH2
- ✕ BH52
- ✕ BH53
- ✕ BJ1
- ✕ BJ2
- ✕ BJ4
- ✕ BJ9
- ✕ BJ5
- ✕ BJ6
- ✕ BJ7
- ✕ BJ8
- ✕ BJ9
- ✕ BJ5
- ✕ BJ6
- ✕ D1
- ✕ D2
- ✕ D53
- ✕ E1
- ✕ E53




REV1.0

IBEXPEAK-M\_FCBGA107

Security Classification		Compal Secret Data		Title	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	SCHEMATICS,MB A5893	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401869	C
Date: Wednesday, June 30, 2010				Sheet	18 of 56





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	SCHMATICS,MB A5893
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Customer	Rev		
	401869		C		
Date:	Wednesday, June 30, 2010	Sheet	19	of 56	





All Ixex Peak-M Power rails with netnames +1.1VS and +1.1V rails are actually +1.05VS and +1.05V rails



Netname	Current	Component
VCCACLK[1]	52mA	VCCACLK[1]
VCCACLK[2]	344mA	VCCACLK[2]
VCCLAN[1]	1998mA	VCCLAN[1]
VCCLAN[2]	1998mA	VCCLAN[2]
DCPSUSBYP	1998mA	DCPSUSBYP
VCCME[1]	163mA	VCCME[1]
VCCME[2]	163mA	VCCME[2]
VCCME[3]	163mA	VCCME[3]
VCCME[4]	163mA	VCCME[4]
VCCME[5]	163mA	VCCME[5]
VCCME[6]	163mA	VCCME[6]
VCCME[7]	163mA	VCCME[7]
VCCME[8]	163mA	VCCME[8]
VCCME[9]	163mA	VCCME[9]
VCCME[10]	163mA	VCCME[10]
VCCME[11]	163mA	VCCME[11]
VCCME[12]	163mA	VCCME[12]
V5REF	>1mA	V5REF
V5REF_SUS	>1mA	V5REF_SUS
V5REF	357mA	V5REF
VCC3_3[8]	72mA	VCC3_3[8]
VCC3_3[9]	72mA	VCC3_3[9]
VCC3_3[10]	73mA	VCC3_3[10]
VCC3_3[11]	73mA	VCC3_3[11]
VCC3_3[12]	73mA	VCC3_3[12]
VCC3_3[13]	73mA	VCC3_3[13]
VCC3_3[14]	73mA	VCC3_3[14]
VCCSATAPLL[1]	32mA	VCCSATAPLL[1]
VCCSATAPLL[2]	32mA	VCCSATAPLL[2]
VCCIO[9]	>1mA	VCCIO[9]
VCCIO[10]	>1mA	VCCIO[10]
VCCIO[11]	>1mA	VCCIO[11]
VCCIO[12]	>1mA	VCCIO[12]
VCCIO[13]	>1mA	VCCIO[13]
VCCIO[14]	>1mA	VCCIO[14]
VCCIO[15]	>1mA	VCCIO[15]
VCCIO[16]	>1mA	VCCIO[16]
VCCIO[17]	>1mA	VCCIO[17]
VCCIO[18]	>1mA	VCCIO[18]
VCCIO[19]	>1mA	VCCIO[19]
VCCIO[20]	>1mA	VCCIO[20]
V_CPU_IQ[1]	>1mA	V_CPU_IQ[1]
V_CPU_IQ[2]	>1mA	V_CPU_IQ[2]
VCCRTC	2mA	VCCRTC
VCCSUS_HDA	6mA	VCCSUS_HDA



Security Classification		Compal Secret Data		Title	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev C
				Customer	401869
				Date	Wednesday, June 30, 2010
				Sheet	20 of 56






### PCH XDP Port



REV1.0


REV1.0

Security Classification		Compal Secret Data		Title	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401869	C
				Date: Wednesday, June 30, 2010	Sheet 21 of 56




GPIO	I/O	ACTIVE	USAGE
GPIO0	IN	N/A	N/A
GPIO1	IN	H	HDMI Hot-plug
GPIO2	OUT	H	VGA_PNL_PWM
GPIO3	OUT	H	ENVDD
GPIO4	OUT	H	VGA_BKL_EN
GPIO5	OUT	N/A	NVDD VIDO
GPIO6	OUT	N/A	NVDD VID1
GPIO7	OUT	N/A	N/A
GPIO8	IN	L	N/A
GPIO9	OUT	L	N/A
GPIO10	OUT	N/A	N/A
GPIO11	OUT	N/A	N/A
GPIO12	IN	N/A	N/A
GPIO13	OUT	N/A	N/A
GPIO14	OUT	N/A	N/A

**Unused MIO interface**  
 When the MIOx interface is unused, the interface must still be powered by 3.3V, a decoupling capacitor of 0.1uF should still be placed on the MIOx\_VDDO power rail and 10k pull down should be used on MIOx\_CLKIN




If External Spread Spectrum not stuff then stuff resistor




Security Classification	Compal Secret Data		Title	
Issued Date	2009/5/12	Deciphered Date	2009/12/31	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE IDENTIFIED DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Custom	Document Number	401869	
Date:	Wednesday, June 30, 2010	Sheet	22 of 56	

**Compal Electronics, Inc.**  
**SCHEMATICS, MB A5893**



2 GE1@1  
R782 10K\_0402\_1%



- NC A2
- NC C5
- NC D5
- NC E5
- NC F7
- NC G4
- NC G5
- NC G11
- NC G12
- NC G14
- NC G15
- NC G27
- NC G28
- NC G24
- NC G25
- NC H32
- NC J18
- NC J19
- NC J25
- NC J26
- NC L29
- NC M7
- NC M29
- NC P6
- NC P29
- NC R23
- NC U7
- NC V6
- NC Y4
- NC AA4
- NC AB4
- NC AC5
- NC AD6
- NC AD29
- NC AE6
- NC AG6
- NC AG29
- NC AG29
- NC AH29
- NC AI5
- NC AK15
- NC AL7


LVS/TMDS

NC

TEST

SERIAL

GENERAL


















Mode E Command Mapping GB2-128 Package Femi	Mode C Command Mapping GB1-128 Package	Data Bit	0..31	32..63
FBx_CMD3	FBx_CMD0	CKE_L		
FBx_CMD8	FBx_CMD1	A8		A8
FBx_CMD2	FBx_CMD2	CS0_L*		
FBx_CMD21	FBx_CMD3	A7		A6
FBx_CMD24	FBx_CMD4	A2		A1
FBx_CMD23	FBx_CMD5	A11		A9
FBx_CMD26	FBx_CMD6	A5		A4
FBx_CMD7	FBx_CMD7	A0		A12
FBx_CMD15	FBx_CMD8	CAS*		CAS*
FBx_CMD13	FBx_CMD9	BA1		A3
FBx_CMD4	FBx_CMD10	A9		A11
FBx_CMD18	FBx_CMD11	CS0_H		
FBx_CMD29	FBx_CMD12	BA0		BA0
FBx_CMD27	FBx_CMD13	BA2		A15
FBx_CMD6	FBx_CMD14	A3		BA1
FBx_CMD17	FBx_CMD15			CS1_H
FBx_CMD19	FBx_CMD16	ODT_H		
FBx_CMD22	FBx_CMD17	A4		A5
FBx_CMD12	FBx_CMD18	A13		A14
FBx_CMD28	FBx_CMD19	WE*		A10
FBx_CMD10	FBx_CMD20	A1		A2
FBx_CMD25	FBx_CMD21	A10		WE*
FBx_CMD9	FBx_CMD22	A12		A0
FBx_CMD1	FBx_CMD23	CS1_L*		
FBx_CMD11	FBx_CMD24	RAS*		RAS*
FBx_CMD0	FBx_CMD25	ODT_L		
FBx_CMD5	FBx_CMD26	A6		A7
FBx_CMD16	FBx_CMD27			CKE_H
FBx_CMD20	FBx_CMD28	RST		RST
FBx_CMD14	FBx_CMD29	A14		A13
FBx_CMD30	FBx_CMD30	A15		BA2
FBx_CMD31				

LOW HIGH

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/5/12	Deciphered Date	2010/04/15	Title	SCHMATICS,MB A5893
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date:	Wednesday, June 30, 2010	Sheet	23	of	56








N11P-GE1-B-A2\_BGA969 @



PEX_I/OVDDQ	220mA
PEX_I/OVDD	120mA
PEX_PLLDVDD	120mA
PEX_SVDD_3V3	1.20mA

# POWER















MEMORY INTERFACE A

MEMORY INTERFACE C




GND











Security Classification	Compal Secret Data			
Issued Date	2009/5/12	Deciphered Date	2009/12/31	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DEPARTMENT OF THE CUSTOMER WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Title	SCHEMATICS, MB A5893		Document Number	401869
Date	Wednesday, June 30, 2010	Sheet	25	of 56



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/5/12	Deciphered Date	2010/04/15	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401869	
Date: Wednesday, June 30, 2010				Sheet	26 of 56







U60 RAM BIT SWAP 20091211  
 60->60  
 62->58  
 58->63  
 63->57  
 59->56  
 56->62  
 57->61  
 61->59




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/5/12	Deciphered Date	2010/04/15	Title	SCHMATICS,MB A5893
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Customer	Rev	Date	C
	401869			Wednesday, June 30, 2010	Sheet 27 of 56


### LCD POWER CIRCUIT




SM010014520 3000ma 220ohm@100mhz DCR 0.04




### LCD/LED PANEL Conn.



### SWITCHABLE 2009/8/27 ADD SWITCHABLE



### UMA ONLY / Optimus





### Discrete ONLY







Security Classification	Compal Secret Data		Title
Issued Date	2009/08/01	Deciphered Date	2010/08/01
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
Document Number <b>401869</b>			Rev C
Date: Wednesday, June 30, 2010 [Sheet 28 of 56]			






**UMA ONLY & OPTIMUS**





For CRT flicker issue  
Change C607 C592 C567  
Form 8p to 6p  
20100617

For CRT flicker issue  
Change C603 C593 C569  
Form 12p to 15p  
20100617











CG0	CG1	CG2	Swing	Pre-amp	Slew-rate
0	0	0	450	0	0
0	0	1	420	0	-3db
0	1	0	450	0	-3db (default)
0	1	1	460	0	-4db
1	0	0	340	0	0
1	0	1	400	2db	0
1	1	0	400	2db	0
1	1	1	420	0	0




EQ0	EQ1	Equalization
0	0	12dB
0	1	9dB
1	0	6dB
1	1	3dB (default)




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/08/01	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev C
				401869	
Date:	Wednesday, June 30, 2010	Sheet	30	of 56	


### SATA HDD1 Conn.



### SATA ODD Conn.




Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title	SCHEMATICS, MB A5893
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
				Customer	401869
				Date:	Wednesday, June 30, 2010
				Sheet	31 of 56



Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	SCHEMATICS, MB A5893	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Customer	401869	Document Number	401869	Rev	C
Date:	Wednesday, June 30, 2010	Sheet	32	of 56	




# LAN Connector



Place close to TCT pin

BOTHHAND: S X'FORM\_GST5009-D LF LAN, SP050006B00  
 TIMAG:S X'FORM\_IH-160 LAN , SP050006F00

40mil






40mil



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Customer	C
				Date	Wednesday, June 30, 2010
				Sheet	33 of 56

CONFIDENTIAL


# For Wireless LAN



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Customer	C
				Date	Wednesday, June 30, 2010
				Sheet	34 of 56




2009/08/14 CHANGE cap



2009/08/25 Update Footprint(follow NAL00)

USB Conn.

(Port 1)





USB/B Conn. LS-5891

(Port 0,2)

W=100mils


2009/08/24 CHANGE Conn to FFC Type

Card Reader Conn. LS-5896



BT Conn.




(Port 11)








BT Wire Cable Note:  
Pin 3, Pin 4 NC

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title	SCHMATIC,MB A5893
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev			
Customer	401869	C			
Date:	Wednesday, June 30, 2010	Sheet	35	of	56






LED Status	Power/SUS		Battery		3G/WLAN		BlueTooth	ACIN
	ON	SUS	Full	Charge	3G	WLAN		
NEW70/80/90	Blue	Amber	Blue	Amber	Blue	Amber		




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>401869</b>
Date:	Wednesday, June 30, 2010	Sheet	37	of 56

# Power Button

ON/OFF switch






# Power ON Circuit









Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SHEMATICS,MB A5893	
				Document Number	Rev
				401869	C
				Date:	Wednesday, June 30, 2010
				Sheet	38 of 56

SM010014520 3000ma 220ohm@100mhz DCR 0.04





### HD Audio Codec

SM010015410 300ma 80ohm@100mhz DCR 0.3



Security Classification	Compal Secret Data			Title	Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	SCHEMATICS, MB A5893		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Rev	C	
				Document Number	401869	
				Date:	Wednesday, June 30, 2010	Sheet 39 of 56


GAIN0	GAIN1	AV (inv)	Ri
0	0	6dB	90k
0	1	10dB	70k
1	0	15.6dB	45k
1	1	21.6dB	25k



**Int. Speaker Conn.**



Left Side

JSPK2



Right Side



JSPK1



Security Classification	Compal Secret Data		Title	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>401869</b> Date: Wednesday, June 30, 2010
Customer:				Rev C
Sheet 40 of 56				




### FAN1 Conn




CONFIDENTIAL

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401869
				Date:	Wednesday, June 30, 2010
				Sheet	41 of 56
				Rev	C


**+5VALW TO +5VS**




**+3VALW TO +3V(PCH AUX SUS3.3)**





**+1.05VS\_VTT to +1.05VSDGPU for GPU**




**+3VALW TO +3VS**






**+1.8VS to +1.8VSDGPU for GPU**



**+1.5V to +1.5VS**





**+1.5V to +1.5VSDGPU for GPU**






2009/08/14  
 CP\_S3PowerReduction  
 WhitePaper\_Rev0.9  
 0.75VS speed up discharge


Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	SCHEMATICS,MB A5893	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number			Rev C		
401869			Date: Wednesday, June 30, 2010		
Sheet 42			of 56		





Vin Dectector			
	Min.	Typ	Max.
H-->L	16.976V	17.525V	17.728V
L-->H	17.430V	17.901V	18.384V




Security Classification				Compal Secret Data		Compal Electronics, Inc.			
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SHEETS				Document Number	Rev
				401869				C	
				Date: Wednesday, June 30, 2010				Sheet 43 of 56	



PH1 under CPU botten side :  
CPU thermal protection at 92 degree C



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title	SCHMATIC,MB A5893
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401869
				Date:	Wednesday, June 30, 2010
				Sheet	44 of 56



For +5VALWP  
 Power Budget=8.8A, Ipeak=7A, I max=4.9A  
 Fsw=375KHz by RT8206 setting.  
 $\Delta I=2.09A$ ,  $1/2\Delta I=1.05A$   
 $5uA * PR344 = 10 * I_{ocpmin} * 18m\Omega * 1.2$   
 $\Rightarrow PR344 = 397K\Omega \sim 402K\Omega$

$5uA * 402K = 10 * I_{LIMTmin} * 18m\Omega * 1.2$   
 $I_{LIMTmin} = 9.305A$   
 $5uA * 402K = 10 * I_{LIMTmax} * 15m\Omega * 1.1$   
 $I_{LIMTmax} = 12.181A$   
 $I_{ocp} = 10.355A \sim 13.231A$

For +3VALWP  
 Power Budget=5.98A, Ipeak=5.98A, I max=4.2A  
 $I_{ocpmin} = 5.98 * 1.2 = 7.2A$   
 $F_{sw} = 300KHz$ ,  $\Delta I = 1.933A$ ,  $1/2\Delta I = 0.966A$   
 $5uA * PR345 = 10 * I_{ocpmin} * R_{dsonmax}$   
 $5uA * PR345 = 10 * 5.7A * 18m\Omega$   
 $PR345 = 266.76K \sim 267K$


$5uA * 267K\Omega = 10 * I_{LIMTmin} * 18m\Omega$   
 $I_{LIMTmin} = 7.42A$   
 $5uA * 267K\Omega = 10 * I_{LIMTmax} * 15m\Omega$   
 $I_{LIMTmax} = 8.9A$   
 $I_{ocp} = 8.39A \sim 9.86A$

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title	SHEMATICS,MB A5893
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number	401869	Date	Wednesday, June 30, 2010	Sheet	45 of 56

Iada=0~4.74A (90W/19V=4.736A)  
 Iada=0~3.42A (90W/19V=3.421A)

$ADP\_I = 19.9 * I_{adapter} * R_{sense}$

$CP = 85% * I_{ada} ; CP = 4.07A$   
 $CP = 85% * I_{ada} ; CP = 2.91A$



**CP mode**  
 $I_{input} = (1/0.02) (0.05 * V_{aclm} / 2.39 + 0.05)$   
 where  $V_{aclm} = 1.502V, I_{input} = 4.07A$


**CC=0.6~4.48A**  
 $I_{ref} = 0.7224 * I_{charge}$   
 $k_I = 0.7224$   
 $I_{REF} = 0.43V \sim 3.24V$


$V_{chlim} = I_{ref} * (PR374 / (PR374 + PR374))$   
 $= I_{ref} * (100K / (80.6K + 100K))$   
 $= I_{ref} * 0.5537$   
 $I_{charge} = (165mV / PR369) * (V_{chlim} / 3.3V)$   
 $= (165m / 20m) * (1/3.3V) * I_{ref} * 0.5537$   
 $= 1.3842 * I_{ref}$   
 $I_{ref} = 0.7224 * I_{charge} \Rightarrow k_I = 0.7224$

$V_{int} = 514K, R_{ec} = 3K, R_1 = PR379 = 15.4K, R_2 = PR381 = 31.6K$   
 $R = 514K / 31.6K / (15.4K + 3K) = 11.372K$   
 $r = 514K / 514K / 31.6K = 28.14K$   
 $V_{cell} = 0.175 * V_{adj} + 3.99V$   
 $4.2V = 0.175 * V_{adj} + 3.99V \Rightarrow V_{adj} = 1.2V$   
 $V_{adj} = V_{ref} * (R / (R + 514K)) \Rightarrow CALIBRATE = r / (r + 514K)$   
 $1.1483 = CALIBRATE * 0.6046 \Rightarrow CALIBRATE = 1.899$   
 $1.899 = (4.2 - (V_{cell} + A * 0.175)) * K_v / (4.2 - (4.2 + A * 0.175)) * K_v$   
 $A = V_{ref} * (R / (R + 514K)) = 0.052$   
 $K_v = 9.451$

**LI-3S : 1.3.5V --- BATT-OVP=1.5012V**  
 $BATT-OVP = 0.1112 * V_{MB}$   
 Per cell = 4.5V

BATT Type	Charging Voltage (0x15)	CV mode
Normal 3S LI-ON Cells	12600mV	12.60V






**ACIN**

Precharge detector		
Min.	typ.	Max
H-->L	14.589V	15.243V
L-->H	15.562V	16.388V

**BATT ONLY**


Precharge detector		
Min.	typ.	Max
H-->L	6.138V	6.359V
L-->H	7.196V	7.505V

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				401869
				Rev C
Date: Wednesday, June 30, 2010				Sheet 47 of 56



36,38,42,46 SUSP#

38,42 SUSP




Security Classification	Compal Secret Data		Title	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number <b>401869</b>
Date: Wednesday, June 30, 2010				Rev C
Sheet 48 of 56				





VGA\_CORE  
 $I_{peak}=27.82A, I_{max}=19.47A$   
 $\Delta I / 2 = 3.97A, Freq=1 / 75E-12 * PR134=300K Hz$   
 $I_{ocp(min)}=1.2 * I_{peak} + \Delta I / 2 = 37.354A$   
 $R_{sen}=I_{ocp(min)} * 1.2 * R_{ds(on)(max)} / I_{SEN(min)}=6.49K \text{ ohm}$   
 $I_{SEN(min)}=19\mu A, R_{ds(on)}=5.6m \text{ ohm(max)}, 4.5m \text{ ohm(typ)}$   
 $I_{ocp(max)}=I_{SEN(min)} * R_{sen} / (1.2 * R_{ds(on)(typ)})=45.67A$   
 $I_{ocp}=36.7\sim 45.67A$



Layout Note:  
Close IC

Layout Note:  
Close IC

Layout Note:  
Close IC  
單獨拉回不搭Pin15


$R_{ds}=4.5m\Omega (typ)$   
 $5.6m\Omega (max)$

DCR=1.1mΩ (typ)

ESR=10 mΩ

GPU_VID0	GPU_VID1	N11P-GV2H Core Voltage Level	N11P-GE1 Core Voltage Level	N11P-GE Core Voltage Level
1	1	reserve	reserve	reserve
0	1	reserve	0.8V	0.85V
1	0	0.85V	0.85V	0.9V
0	0	0.9V	0.95V	0.95V

Security Classification	Compal Secret Data		Title	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	SCHMATIC,MB A5893
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Customer	Rev	C
	401869			
Date:	Wednesday, June 30, 2010	Sheet	50	of 56



**+1.05VS\_VTT**  
**Ipeak=20.14A**  
**Imax=14.10A**  
**Delta I / 2 = 2.176A , Freq=230K Hz**  
**Iocp(min)=1.2\*Ipeak + Delta I / 2 = 26.34A**  
**Rsen=Iocp(min)\*1.2\*Rds(on)(max)/ISEN(min)=5.23K ohm**  
**ISEN(min)=19uA , Rds(on)=3.2m ohm(max) , 2.3m ohm(typ)**  
**Iocp(max)=ISEN(min)\*Rsen/(1.2\*Rds(on)(typ))=36A**  
**Iocp=26.34~36A**  
**Vref=(Rb/(Rtop+Rbot))\*Vo**  
**=>0.6=(6.65/(5.11+6.65))\*Vo**  
**Vo=1.061V**

**Layout Note:**  
**Close IC**  
**單獨拉回不搭Pin15**


**Material Note:**  
**330uF/9 mΩ, number**  
**are 3, Power 1, HW 2**

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title	SCHMATIC,MB A5893
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Custom	Document Number	401869	Rev	C
Date:	Wednesday, June 30, 2010	Sheet	51	of	56



PH0	PH1	# of PH
0	1	2
1	1	3

	HFM_VID	HFM_Icc	LL	Icc_TDC	Icc_Dyn
Auburndale 45W	1.075	50	1.9m	37	35
Auburndale 35W	0.975	38	1.9m	29	27
Clarksfield SV	0.95	51	1.9m	38	39
Clarksfield XE	0.95	65	TBD	48	TBD



Item	Fixed Issue	Reason for change	Rev.	PG#	Modify List	Date	Phase
1	Modify VGA_COREP circuit	Reduce component quantity	0.1	50	Change PL9 to SH12036BM00(S COIL .36UH +-20% ETQP4LR36WFC 24A)	2009-1222	PVT
2	Modify CPU_COREP circuit	Arrandale CPU commond design(1 HS, 1LS MOS)	0.1	53	Change PQ89/PQ93 SB00000GL00(S TR TPCA8028-H IN SOP ADVANCE) BOM structure to @	2009-1222	PVT
3	Modify VGA_COREP circuit	PVT-2 add N11P-GE1 VGA, change VID setting.	0.2	50	Change FR136/FR138 BOM structure to GV2H@ Change PR137/139/141/143/147/149, PC110 and PQ38/76 BOM structure to GE1@	2010-0113	PVT-2
4	Modify +VSBP circuit	Add PC224 for 3VS spike issue	0.2	44	add PC224 to SE000000K80(S CER CAP 1U 6.3V K X5R 0402)	2010-0113	PVT-2
5	Modify +1.05VS_VTTP circuit	Change voltage level from 1.061V to 1.072V.	0.2	51	Change PR476 to SD034649180(S RES 1/16W 6.49K +-1% 0402)	2010-0201	PVT-2
6	Modify +0.75VSP circuit	Change RC for HW timing.(S3 shutdown issue)	0.2	48	Change PR409 to SD034280280(S RES 1/16W 28K +1% 0402) Change PC287 to SE076104K80(S CER CAP .1U 16V K X7R 0402)	2010-0201	PVT-2
7							
8							
9							
10							
11							
12							
13							
14							
15							
16							
17							
18							
19							
20							
21							
22							
23							

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title	SCHMATIC,MB A5893
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Document Number 401869	Rev C
Date: Wednesday, June 30, 2010				Sheet	54 of 56

A -->Modify item

CONFIDENTIAL

Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title	SCHEMATICS,MB A5893
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				Custom 401869	C
				Date: Wednesday, June 30, 2010	Sheet 55 of 56

BOM Config		
PEW71 SKU N11P-GE DISCRETE ONLY without 3G	BT@,DIS@,DIS ONLY@,NonSG@,71@,X7621@,GE@,NonOPT@	431869BOL21
PEW71 SKU N11P-GV2H-A3 DISCRETE ONLY without 3G	BT@,DIS@,DIS ONLY@,NonSG@,71@,X7621@,GV2H@,GV2HA3@,NonOPT@,NonGE@	431869BOL22

PCB

ZZZ



LA-5893P REV0 MB

GV2HA2@

U51



N11P-GV2H-A2\_BGA969

GV2HA3@

U51



N11P-GV2H-A3\_BGA969

GE1@

U51



N11P-GE1-A3 BGA 969P

GE@

U51



N11P-GE-A1 BGA 969P

ZZZ2



X76198BOL22

ZZZ1



X76198BOL21

ALT. GROUP PARTS 2G HYN

ALT. GROUP PARTS 1G HYN

ALT. GROUP PARTS 1G SAM

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2008/08/10	Deciphered Date	2010/08/01	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev	
				Customer	C	
				Date	Wednesday, June 30, 2010	Sheet 56 of 56
				Document Number	401869	
				Title	SCHEMATICS,MB A5893	