


# JV50 Block Diagram

Project code: 91.4CG01.001  
 PCB P/N : 48.4CG01.0SA  
 REVISION : 08245-SA



PCB STACKUP

TOP	---	L1
GND	---	L2
S	---	L3
S	---	L4
GND	---	L5
BOTTOM	---	L6

SYSTEM DC/DC ISL62392 42	
INPUTS	OUTPUTS
DCBATOUT	5V_S5(6A) 3D3V_S5(7A) 5V_AUX_S5 3D3V_AUX_S5
SYSTEM DC/DC TPS51124 43	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0(9A) 1D5V_S3(12A)
RT9026 44	
1D5V_S3	DDR_VREF_S3(1.2A)
RT9018 44	
1D5V_S3	1D1V_S0(2A)
TPS51117 45	
DCBATOUT	FBVDD(4A)
CHARGER ISL88731A 47	
INPUTS	OUTPUTS
DCBATOUT	BT+
CPU DC/DC ISL6266A 41	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 38A
VGA_CORE RT8202A 47	
INPUTS	OUTPUTS
DCBATOUT	VGA_CORE 13A
GFXCORE ISL6263A 46	
INPUTS	OUTPUTS
DCBATOUT	VCC_GFXCORE (7A)

# ICH9M Functional Strap Definitions

ICH9 EDS 642879 Rev.1.5 page 92

Signal	Usage/When Sampled	Comment
HDA_SDOUT	XOR Chain Entrance/ PCIe Port Config1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers: offset 224h). This signal has weak internal pull-down
HDA_SYNC	PCIe config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#/GPIO53	PCIe config2 bit2, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)
GPIO20	Reserved	This signal should not be pulled high.
GNT1#/GPIO51	ESI Strap (Server Only) Rising Edge of PWROK	ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
GNT3#/GPIO55	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#:SPI_CS1#/GPIO58	Boot BIOS Destination Selection 0:1. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
SPI_MOSI	Integrated TPM Enable, Rising Edge of CLPWROK	Sample low: the Integrated TPM will be disabled. Sample high: the MCH TPM enable strap is sampled low and the TPM Disable bit is clear, the Integrated TPM will be enable.
GPIO49	DMI Termination Voltage. Rising Edge of PWROK.	The signal is required to be low for desktop applications and required to be high for mobile applications.
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC.LR(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH9 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK_EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	Sampled low:the Flash Descriptor Security will be overridden. If high,the security measures will be in effect.This should only be enabled in manufacturing environments using an external pull-up resistor.

# ICH9M Integrated Pull-up and Pull-down Resistors

ICH9 EDS 642879 Rev.1.5

SIGNAL	Resistor Type/Value
CL_CLK[1:0]	PULL-UP 20K
CL_DATA[1:0]	PULL-UP 20K
CL_RST0#	PULL-UP 20K
DPRSPLVR/GPIO16	PULL-DOWN 20K
ENERGY_DETECT	PULL-UP 20K
HDA_BIT_CLK	PULL-DOWN 20K
HDA_DOCK_EN#/GPIO33	PULL-UP 20K
HDA_RST#	PULL-DOWN 20K
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUT	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GLAN_DOCK#	The pull-up or pull-down active when configured for native LAN DOCK# functionality and determined by LAN controller
GNT[3:0]#/GPIO[55,53,51]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
GPIO[49]	PULL-UP 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 20K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#/GPIO58/CLGPIO6	PULL-UP 20K
SPI_MOSI	PULL-DOWN 20K
SPI_MISO	PULL-UP 20K
SPKR	PULL-DOWN 20K
TACH [3:0]	PULL-UP 20K
TP [3]	PULL-UP 20K
USB[11:0][P,N]	PULL-DOWN 15K

# Cantiga chipset and ICH9M I/O controller Hub strapping configuration


Montevina Platform Design guide 22339 0.5 page 218

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = FSB1067 011 = FSB667 010 = FSB800 others = Reserved
CFG[4:3] CFG8 CFG[15:14] CFG[18:17]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	iTPM Host Interface	0= The iTPM Host Interface is enabled(Note2) 1=The iTPM Host Interface is disabled(default)
CFG7	Intel Management engine Crypto strap	0 = Transport Layer Security (TLS) cipher suite with no confidentiality 1 = TLS cipher suite with confidentiality (default)
CFG9	PCIe Graphics Lane	0 = Reverse Lanes,15->0,14->1 ect.. 1= Normal operation(Default):Lane Numbered in order
CFG10	PCIe Loopback enable	0 = Enable (Note 3) 1= Disabled (default)
CFG[13:12]	XOR/ALL	00 = Reserve 10 = XOR mode Enabled 01 = ALLZ mode Enabled (Note 3) 11 = Disabled (default)
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG19	DMI Lane Reversal	0 = Normal operation(Default): Lane Numbered in Order 1 = Reverse Lanes x4 mode[MCH -> ICH]:(3->0,2->1,1->2and0->3) DMI x2 mode[MCH -> ICH]:(3->0,2->1)
CFG20	Digital Display Port (SDVO/DP/iHDMI) Concurrent with PCIe	0 = Only Digital Display Port or PCIe is operational (Default) 1 = Digital display Port and PCIe are operating simulataneously via the PEG port
SDVO_CTRLDATA	SDVO Present	0 =No SDVO Card Present (Default) 1 = SDVO Card Present
L_DDC_DATA	Local Flat Panel (LFP) Present	0 = LFP Disabled (Default) 1= LFP Card Present; PCIe disabled

- NOTE:**
- All strap signals are sampled with respect to the leading edge of the (G)MCH Power OK (PWROK) signal.
  - iTPM can be disabled by a 'Soft-Strap' option in the Flash-decriptor section of the Firmware. This 'Soft-Strap' is activated only after enabling iTPM via CFG6. Only one of the CFG10/CFG12/CFG13 straps can be enabled at any time.

JV50

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Reference</b>			
Size A3	Document Number	Rev	
	<b>JV50</b>	<b>SB</b>	
Date: Tuesday, December 16, 2008			
		Sheet 2	of 60



EMI capacitor for Antenna team suggestion

**ICS9LPRS365YGLFT setting table**

PIN NAME	DESCRIPTION
<b>PCI0/CR#_A</b>	Byte 5, bit 7 0 = PCI0 enabled (default) 1 = CR#_A enabled. Byte 5, bit 6 controls whether CR#_A controls SRC0 or SRC2 pair Byte 5, bit 6 0 = CR#_A controls SRC0 pair (default), 1 = CR#_A controls SRC2 pair
<b>PCI1/CR#_B</b>	Byte 5, bit 5 0 = PCI1 enabled (default) 1 = CR#_B enabled. Byte 5, bit 6 controls whether CR#_B controls SRC1 or SRC4 pair Byte 5, bit 4 0 = CR#_B controls SRC1 pair (default) 1 = CR#_B controls SRC4 pair
<b>PCI2/TME</b>	0 = Overclocking of CPU and SRC Allowed 1 = Overclocking of CPU and SRC NOT allowed
<b>PCI3</b>	
<b>PCI4/27M_SEL</b>	0 = Pin17 as SRC-1, Pin18 as SRC-1#, Pin13 as DOT96, Pin14 as DOT96# 1 = Pin17 as 27MHz, Pin 18 as 27MHz_SS, Pin13 as SRC-0, Pin14 as SRC-0#
<b>PCI_F5/ITP_EN</b>	0 = SRC8/SRC# 1 = ITP/ITP#
<b>SRCT3/CR#_C</b>	Byte 5, bit 3 0 = SRC3 enabled (default) 1 = CR#_C enabled. Byte 5, bit 2 controls whether CR#_C controls SRC0 or SRC2 pair Byte 5, bit 2 0 = CR#_C controls SRC0 pair (default), 1 = CR#_C controls SRC2 pair

PIN NAME	DESCRIPTION
<b>SRCC3/CR#_D</b>	Byte 5, bit 1 0 = SRC3 enabled (default) 1 = CR#_D enabled. Byte 5, bit 0 controls whether CR#_D controls SRC1 or SRC4 pair Byte 5, bit 0 0 = CR#_D controls SRC1 pair (default) 1 = CR#_D controls SRC4 pair
<b>SRCC7/CR#_E</b>	Byte 6, bit 7 0 = SRC7 enabled (default) 1 = CR#_F controls SRC6
<b>SRCT7/CR#_F</b>	Byte 6, bit 6 0 = SRC7 enabled (default) 1 = CR#_F controls SRC8
<b>SRCC11/CR#_G</b>	Byte 6, bit 5 0 = SRC11# enabled (default) 1 = CR#_G controls SRC9
<b>SRCT11/CR#_H</b>	Byte 6, bit 4 0 = SRC11 enabled (default) 1 = CR#_H controls SRC10

SEL2	SEL1	SEL0	CPU	FSB
1	0	1	100M	X
0	0	1	133M	533M
0	1	1	166M	667M
0	1	0	200M	800M
0	0	0	266M	1067M

JV50

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Clock Generator**

Size: Document Number **JV50** Rev **SB**

Date: Tuesday, December 16, 2008 Sheet 3 of 60

6 H\_A#(35..3) <<<>> H\_A#(35..3)

H\_DINV#(3..0) <<>> H\_DINV#(3..0) 6  
H\_DSTBN#(3..0) <<>> H\_DSTBN#(3..0) 6  
H\_DSTBP#(3..0) <<>> H\_DSTBP#(3..0) 6  
H\_D#(63..0) <<>> H\_D#(63..0) 6

CPU1A 1 OF 4

H\_A#3 J4 A3#  
H\_A#4 L5 A4#  
H\_A#5 L4 A5#  
H\_A#6 K5 A6#  
H\_A#7 M3 A7#  
H\_A#8 N2 A8#  
H\_A#9 J1 A9#  
H\_A#10 N3 A10#  
H\_A#11 P5 A11#  
H\_A#12 P2 A12#  
H\_A#13 L2 A13#  
H\_A#14 P4 A14#  
H\_A#15 P1 A15#  
H\_A#16 R1 A16#

H\_REQ#0 K3 REQ0#  
H\_REQ#1 H2 REQ1#  
H\_REQ#2 K2 REQ2#  
H\_REQ#3 J3 REQ3#  
H\_REQ#4 L1 REQ4#

H\_A#17 Y2 A17#  
H\_A#18 U6 A18#  
H\_A#19 R3 A19#  
H\_A#20 W6 A20#  
H\_A#21 U4 A21#  
H\_A#22 Y5 A22#  
H\_A#23 U1 A23#  
H\_A#24 R4 A24#  
H\_A#25 T5 A25#  
H\_A#26 T3 A26#  
H\_A#27 W2 A27#  
H\_A#28 W5 A28#  
H\_A#29 Y4 A29#  
H\_A#30 U2 A30#  
H\_A#31 V4 A31#  
H\_A#32 W3 A32#  
H\_A#33 A4 A33#  
H\_A#34 A2 A34#  
H\_A#35 A3 A35#


H\_ADSTB#0 <<>> H\_ADSTB#0 6  
H\_REQ#(4..0) <<>> H\_REQ#(4..0) 6

H\_A20M# <<>> A20M#  
H\_FERR# <<>> FERR#  
H\_IGNNE# <<>> IGNNE#

H\_STPCLK# <<>> STPCLK#  
H\_INTR# <<>> LINT0  
H\_NMI# <<>> LINT1  
H\_SMI# <<>> SMI#

RSVD#M4 X M4  
RSVD#N5 X N5  
RSVD#T2 X T2  
RSVD#V3 X V3  
RSVD#B2 X B2  
RSVD#C3 X C3  
RSVD#D2 X D2  
RSVD#D22 X D22  
RSVD#D3 X D3  
RSVD#F6 X F6

KEY\_NC  
BGA479-SKT6-GPU7  
62.10079.001  
2nd = 62.10053.401



Place testpoint on H\_IERR# with a GND 0.1" away

modify by RF

Close to NB

modify by RF

PM\_THRMTRIP# should connect to ICH9 and MCH without T-ing PH @ page48

Layout Note: "CPU\_GTLREF0" 0.5" max length.

Net "TEST4" as short as possible, make sure "TEST4" routing is reference to GND and away other noisy signals

H DPRSTP# 1 TP76 TPAD14-GP  
H DPSLP# 1 TP95 TPAD14-GP  
H DPWR# 1 TP114 TPAD14-GP  
H PWRGD 1 TP81 TPAD14-GP  
H CPUSLP# 1 TP78 TPAD14-GP  
H INIT# 1 TP92 TPAD14-GP  
H CPURST# 1 TP86 TPAD14-GP


Place these TP on button-side, easy to measure.



Layout Note: Comp0, 2 connect with Zo=27.4 ohm, make trace length shorter than 0.5"  
Comp1, 3 connect with Zo=55 ohm, make trace length shorter than 0.5"

JV50


**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title	CPU (1 of 2)		
Size	Document Number	JV50	Rev
Date	Tuesday, December 16, 2008	Sheet	4 of 60






Place them near to the chip ( < 0.5" )



NB1A		1 OF 10	
H_D#0	F2	H_D#_0	H_A#_3
H_D#1	G8	H_D#_1	C16
H_D#2	F8	H_D#_2	E16
H_D#3	F6	H_D#_3	H_A#_5
H_D#4	G2	H_D#_4	H13
H_D#5	H6	H_D#_5	C18
H_D#6	F6	H_D#_6	H_A#_8
H_D#7	D4	H_D#_7	M16
H_D#8	H3	H_D#_8	J13
H_D#9	M9	H_D#_9	H_A#_9
H_D#10	M11	H_D#_10	P16
H_D#11	J1	H_D#_11	R16
H_D#12	J2	H_D#_12	N17
H_D#13	N12	H_D#_13	H_A#_12
H_D#14	N12	H_D#_14	M13
H_D#15	J6	H_D#_15	E17
H_D#16	P2	H_D#_16	H_A#_13
H_D#17	L2	H_D#_17	E17
H_D#18	R2	H_D#_18	P17
H_D#19	N9	H_D#_19	H_A#_15
H_D#20	L6	H_D#_20	E17
H_D#21	M5	H_D#_21	G20
H_D#22	J3	H_D#_22	B19
H_D#23	N2	H_D#_23	J16
H_D#24	R1	H_D#_24	H_A#_19
H_D#25	N5	H_D#_25	E20
H_D#26	N6	H_D#_26	H16
H_D#27	P13	H_D#_27	H_A#_21
H_D#28	N8	H_D#_28	H_A#_22
H_D#29	L7	H_D#_29	J20
H_D#30	N10	H_D#_30	H_A#_23
H_D#31	M3	H_D#_31	A17
H_D#32	Y3	H_D#_32	B17
H_D#33	AD14	H_D#_33	L16
H_D#34	Y6	H_D#_34	H_A#_26
H_D#35	Y10	H_D#_35	C21
H_D#36	Y12	H_D#_36	J17
H_D#37	Y14	H_D#_37	H_A#_28
H_D#38	Y7	H_D#_38	H20
H_D#39	W2	H_D#_39	H_A#_30
H_D#40	AA8	H_D#_40	K17
H_D#41	Y9	H_D#_41	B20
H_D#42	AA13	H_D#_42	F21
H_D#43	AA9	H_D#_43	H_A#_34
H_D#44	AA11	H_D#_44	L20
H_D#45	AD11	H_D#_45	
H_D#46	AD10	H_D#_46	
H_D#47	AD13	H_D#_47	
H_D#48	AE12	H_D#_48	
H_D#49	AE9	H_D#_49	
H_D#50	AA2	H_D#_50	
H_D#51	AD8	H_D#_51	
H_D#52	AA3	H_D#_52	
H_D#53	AD3	H_D#_53	
H_D#54	AD7	H_D#_54	
H_D#55	AE14	H_D#_55	
H_D#56	AE3	H_D#_56	
H_D#57	AC1	H_D#_57	
H_D#58	AE3	H_D#_58	
H_D#59	AC3	H_D#_59	
H_D#60	AE11	H_D#_60	
H_D#61	AE8	H_D#_61	
H_D#62	AG2	H_D#_62	
H_D#63	AD6	H_D#_63	

HOST




JV50

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Cantiga (1 of 6)**




Size: Document Number: **JV50** Rev: **SB**

Date: Tuesday, December 16, 2008 Sheet 6 of 60




Close to GMCH as 500 mils.


FOR Cantiga: 1.02k Ω ohm  
Teenah: 1.3k ohm  
CMT IREF routing Trace  
width use 20 mil




layout take note




DDR SYSTEM MEMORY A



CANTIGA-GM-GP-U-NF  
71.CNTIG.00U









DDR SYSTEM MEMORY B



CANTIGA-GM-GP-U-NF  
71.CNTIG.00U






46 VCC\_AGX\_SENSE ← VCC\_AGX\_SENSE\_A114  
 46 VSS\_AGX\_SENSE ← VSS\_AGX\_SENSE\_AH14

CANTIGA-GM-GP-U1NF  
**71.CNTIG.000**

U60 (ISL6263ACRZ-T-GP) place near Cantiga


CANTIGA-GM-GP-U1NF  
**71.CNTIG.000**




**緯創資通 Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		<b>Cantiga (5 of 6)</b>	
Size	Document Number	<b>JV50</b>	
Date: Tuesday, December 16, 2008	Sheet 10 of 60	Rev	<b>SB</b>





Integrated VccSus1_05,VccSus1_5,VccCl1_5	
INTVRMEN	High=Enable Low=Disable
Integrated VccLan1_05VccCl1_05	
LAN100_SLP	High=Enable Low=Disable



**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

**ICH9-M (1 of 4)**

File: \_\_\_\_\_  
 Size: \_\_\_\_\_ Document Number: \_\_\_\_\_ Rev: \_\_\_\_\_  
**JV50**  
 Date: Tuesday, December 16, 2008 Sheet 12 of 60

Layout note: R373 needs to be placed within 2" of ICH9, R379 must be placed within 2" of R373 w/o stub





Place within 500 mils of ICH9 ball

close to SB1  
 GLAN\_COMP place within 500 mil of ICH9M

modify by RF  
 SC47P50V2JN-3GP

modify by RF

modify by RF



緯創資通 Wistron Corporation  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH9-M (2 of 4)**

Size: Document Number: **JV50** Rev: SB


Date: Tuesday, December 16, 2008 Sheet 13 of 60



SB1E		5 OF 6	
AA26	VSS	VSS	J23
AA27	VSS	VSS	J26
AA3	VSS	VSS	J27
AA6	VSS	VSS	AC22
AB1	VSS	VSS	K28
AA23	VSS	VSS	K29
AB28	VSS	VSS	L13
AB29	VSS	VSS	L15
AB4	VSS	VSS	L2
AB5	VSS	VSS	L26
AC17	VSS	VSS	L27
AC26	VSS	VSS	L5
AC27	VSS	VSS	L7
AC3	VSS	VSS	M12
AD1	VSS	VSS	M13
AD10	VSS	VSS	M14
AD12	VSS	VSS	M15
AD13	VSS	VSS	M16
AD14	VSS	VSS	M17
AD17	VSS	VSS	M23
AD18	VSS	VSS	M28
AD21	VSS	VSS	M29
AD28	VSS	VSS	N11
AD29	VSS	VSS	N12
AD4	VSS	VSS	N13
AD5	VSS	VSS	N14
AD6	VSS	VSS	N15
AD7	VSS	VSS	N16
AD9	VSS	VSS	N17
AE12	VSS	VSS	N18
AE13	VSS	VSS	N26
AE14	VSS	VSS	N27
AE16	VSS	VSS	P12
AE17	VSS	VSS	P13
AE2	VSS	VSS	P14
AE20	VSS	VSS	P15
AE24	VSS	VSS	P16
AE3	VSS	VSS	P17
AE4	VSS	VSS	P2
AE6	VSS	VSS	P23
AE9	VSS	VSS	P28
AF13	VSS	VSS	P29
AF16	VSS	VSS	P4
AF18	VSS	VSS	P7
AF22	VSS	VSS	R11
AF26	VSS	VSS	R12
AF27	VSS	VSS	R13
AF5	VSS	VSS	R14
AF7	VSS	VSS	R15
AF9	VSS	VSS	R16
AG13	VSS	VSS	R17
AG16	VSS	VSS	R18
AG18	VSS	VSS	R28
AG20	VSS	VSS	T12
AG23	VSS	VSS	T13
AG3	VSS	VSS	T14
AG6	VSS	VSS	T15
AG9	VSS	VSS	T16
AH12	VSS	VSS	T17
AH14	VSS	VSS	T23
AH17	VSS	VSS	B26
AH19	VSS	VSS	U12
AH2	VSS	VSS	U13
AH22	VSS	VSS	U14
AH25	VSS	VSS	U15
AH28	VSS	VSS	U16
AH5	VSS	VSS	U17
AH8	VSS	VSS	AD23
AJ12	VSS	VSS	U26
AJ14	VSS	VSS	U27
AJ17	VSS	VSS	U3
AJ8	VSS	VSS	V1
B11	VSS	VSS	V13
B14	VSS	VSS	V15
B17	VSS	VSS	V23
B2	VSS	VSS	V28
B20	VSS	VSS	V29
B23	VSS	VSS	V4
B5	VSS	VSS	V5
B8	VSS	VSS	W26
C26	VSS	VSS	W27
C27	VSS	VSS	W3
E11	VSS	VSS	Y1
E14	VSS	VSS	Y28
E18	VSS	VSS	Y29
E2	VSS	VSS	Y4
E21	VSS	VSS	Y5
E24	VSS	VSS	AG28
E5	VSS	VSS	AH6
E8	VSS	VSS	AF2
E16	VSS	VSS	B25
F28	VSS	VSS	
F29	VSS	VSS	
G12	VSS	VSS	
G14	VSS	VSS	
G18	VSS	VSS	
G21	VSS	VSS	
G24	VSS	VSS	
G26	VSS	VSS	
G27	VSS	VSS	
G8	VSS	VSS	
H2	VSS	VSS	
H23	VSS	VSS	
H28	VSS	VSS	
H29	VSS	VSS	

NCTF TEST PIN:		A1		TP A1		1		TP152		TPAD14-GP	
A1	NCTF_VSS#A1	A1	TP A1	1	TP152	TPAD14-GP					
A2	NCTF_VSS#A2	A2	TP A2	1	TP151	TPAD14-GP					
B1	NCTF_VSS#B1	B1	TP B1	1	TP147	TPAD14-GP					
A29	NCTF_VSS#A29	A29	TP A29	1	TP149	TPAD14-GP					
A28	NCTF_VSS#A28	A28	TP A28	1	TP150	TPAD14-GP					
B29	NCTF_VSS#B29	B29	TP B29	1	TP146	TPAD14-GP					
AJ1	NCTF_VSS#AJ1	AJ1	TP AJ1	1	TP120	TPAD14-GP					
AJ2	NCTF_VSS#AJ2	AJ2	TP AJ2	1	TP121	TPAD14-GP					
AH1	NCTF_VSS#AH1	AH1	TP AH1	1	TP130	TPAD14-GP					
AJ28	NCTF_VSS#AJ28	AJ28	TP AJ28	1	TP119	TPAD14-GP					
AJ29	NCTF_VSS#AJ29	AJ29	TP AJ29	1	TP118	TPAD14-GP					
AH29	NCTF_VSS#AH29	AH29	TP AH29	1	TP129	TPAD14-GP					

ICH9M-GP-NF  
71.ICH9M.00U




<b>緯創資通</b> Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: <b>ICH9-M (4 of 4)</b>	
Size: Document Number	Rev: SB
Date: Tuesday, December 16, 2008 Sheet 15 of 60	






# DDR3 SOCKET\_2









Layout Note:  
Place these resistors close to the CRT-out connector




**Layout Note:**  
\* Must be a ground return path between this ground and the ground on the VGA connector.  
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.




### CRT I/F & CONNECTOR



### Hsync & Vsync level shift



### DDC\_CLK & DATA level shift
















JV50

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **CRT CONN**

Size: Document Number **JV50** Rev: **SB**


Date: Tuesday, December 16, 2008 Sheet 19 of 60




# SATA Connector




JV50

 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Title</b> <b>HDD CONN</b>	
Size	Document Number
	<b>JV50</b>
Date: Tuesday, December 16, 2008	Rev SB
Sheet 21	of 60


# ODD Connector



JV50

 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>ODD</b>	
Size	Document Number
	<b>JV50</b>
Date	Rev
Tuesday, December 16, 2008	<b>SB</b>
Sheet 22 of 60	





# BLUETOOTH MODULE



EC20 put near  
BLUE1 / all  
USB put one  
choke near  
connector by  
EMI request

JV50

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<b>BLUETOOTH</b>			
Size	Document Number		Rev
	<b>JV50</b>		<b>SB</b>
Date:	Tuesday, December 16, 2008	Sheet	23 of 60



JV50

**緯創資通** **Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **USB CONN**

Size	Document Number	Rev
	<b>JV50</b>	<b>SB</b>

Date: Tuesday, December 16, 2008 Sheet 24 of 60








# LAN Connector

# LAN Connector

- 1.route on bottom as differential pairs.
- 2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
- 3.No vias, No 90 degree bends.
- 4.pairs must be equal lengths.
- 5.6mil trace width, 12mil separation.
- 6.36mil between pairs and any other trace.
- 7.Must not cross ground moat, except RJ-45 moat.




## GIGA Lan Transformer



JV50

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title		
LAN CONN		
Size	Document Number	Rev
A3	JV50	SB
Date:	Tuesday, December 16, 2008	Sheet 26 of 60



JV50


**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Azalia codec ALC888**


Size A3	Document Number <b>JV50</b>	Rev <b>SB</b>
Date: Tuesday, December 16, 2008	Sheet 27 of 60	




# LINE IN





# LINE OUT




# MIC IN



# Internal Speaker






# SB 1202




JV50

 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: <b>AUDIO jack</b>	
Size: Document Number	JV50
Date: Tuesday, December 16, 2008	Rev: SB
Sheet 29	of 60




# MDC 1.5 CONN




JV50

 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
<b>MDC</b>	
Size	Document Number
	<b>JV50</b>
Date: Tuesday, December 16, 2008	Sheet 30 of 60
	Rev <b>SB</b>






Place them Near to Chip



Place them Near to Connector




JV50

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>NEW CARD</b>			
Size	Document Number	Rev	SB
<b>JV50</b>		Date: Tuesday, December 16, 2008	Sheet 32 of 60




# Mini Card Connector(WLAN)


## Support debug-card




# Mini Card Connector(Robson2 and 3G)



Place near MINI1



Place near MINIC2




JV50


<b>緯創資通 Wistron Corporation</b>	
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>MINI CARD</b>	
Title	<b>SB</b>
Size A3	Document Number
Date: Tuesday, December 16, 2008	Rev
Sheet 33 of 60	







**GOLDEN FINGER FOR DEBUG BOARD**



JV50


**緯創資通** **Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **BIOS**


Size: Document Number: **JV50** Rev: **SB**

Date: Tuesday, December 16, 2008 Sheet 36 of 60


# TOUCH PAD




# Finger printer



JV50


 <b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
<b>Touch PAD and FP</b>	
Size	Document Number
	<b>JV50</b>
Date: Tuesday, December 16, 2008	Sheet 37 of 60
	Rev <b>SB</b>

# LED



**For AFTE**

PWR_CON_BTN#_1	>>>	PWR_CON_BTN#_1 51
PWR_CON_LED#	>>>	PWR_CON_LED# 51
Volume Up#_1	>>>	Volume Up#_1 51
Volume Down#_1	>>>	Volume Down#_1 51




JV50

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **LED&POWERBD CONN**

Size: Document Number **JV50** Rev: SB


Date: Tuesday, December 16, 2008 Sheet 38 of 60




**CPU\_CORE**  
ISL6266A




**ISL62392**  
5V/3D3V




**GFX\_CORE**  
ISL6263A




**Adapter**



**RT9018A 1D1V\_S0**




**RT9026 DDR\_VREF\_S3**




**TPS51117 FBVDD**




**RT8202A VGA CORE**



**Charger ISL88731A**








**TPS51124**  
1D8V/1D05V






緯創資通 **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai WJ Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.






Close to Phase 1 choke  
and on the same layer



緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			ISL6266A CPU CORE		
Size	Document Number		Rev		
A3	JV50		SB		
Date:	Tuesday, December 16, 2008		Sheet	41	of 60



Iomax=6A  
OCP>9A

Iomax=7A  
OCP>10.5A

Polymer  
220uF, 6.3V, 25mohm, Iripple=2.236A  
OS-CON  
220uF, 6.3V, 10mohm, Iripple=3.9A

Polymer  
220uF, 6.3V, 25mohm, Iripple=2.236A  
OS-CON  
220uF, 6.3V, 10mohm, Iripple=3.9A

20081104  
 $V_{out} = 0.6 * (1 + R1/R2)$


Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

ISL62392 5V/3D3V

Document Number  
Date: Tuesday, December 16, 2008


Sheet 42 of 60

Rev SB



$$V_{trip}(mV) = R_{trip}(Kohm) * 10(\mu A)$$

$$I_{ocp} = (V_{trip}/R_{dson}) + ((1/(2*L*f)) * ((V_{in} - V_{out}) * V_{out}) / V_{in})$$



	GND	OPEN	V5FILT
TONSEL	240k/CH1 300k/CH2	300k/CH1 360k/CH2	360k/CH1 420k/CH2



$V_{out} = 0.758V * (R1+R2) / R2$  --> PWM mode  
 $V_{out} = 0.764V * (R1+R2) / R2$  --> Skip Mode

JV50

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

**TPS51124 1D5V 1D05V**


File	Document Number		Rev
Size	A3		SB
<b>JV50</b>			
Date:	Tuesday, December 16, 2008	Sheet	43 of 60




JV50

緯創資通 Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.


Title		
0D75V/1D1V		
Size	Document Number	Rev
A3	JV50	SB
Date:	Tuesday, December 16, 2008	Sheet 44 of 60




$$V_{out} = 0.75V * (R1 + R2) / R2$$



I<sub>omax</sub>=4A  
OCP>6A







Close to choke  
and on the same layer

VSS AXG\_SENSE\_OUTCAP


VCC AXG\_SENSE\_OUTCAP

Parallel




 <b>Wistron Corporation</b> 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>ISL88731A Charger</b>	
<b>JV50</b>	
Title Size A3 Date: Tuesday, December 16, 2008	Document Number <b>JV50</b> Sheet 47 of 60
Rev <b>SB</b>	

# Adaptor in to generate DCBATOUT




# BATTERY CONNECTOR



緯創資通 **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

Title			<b>AD/BATT CONN</b>		
Size	Document Number				Rev
	<b>JV50</b>				<b>SB</b>
Date:	Tuesday, December 16, 2008		Sheet	48	of 60





Iomax=13A, OCP>20A

$$V_{out} = 0.75 * (1 + R_h/R_l)$$

N10M-GE1		
ALTV1	ALTV0	Vout
0	0	0.90V
0	1	1.09V
1	0	1.2V

20081024

JV50

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


---

Title: **RT8202A VGA CORE**


Size A3 Document Number **JV50** Rev **SB**

Date: Tuesday, December 16, 2008 Sheet 49 of 60


SB 1208




SB 1209




CPU




NB






VGA



MDC



MINICARD




SB 1208

JV50

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>EMI/Spring/Boss</b>			
Title	Document Number		Rev
	<b>JV50</b>		SB
Date: Tuesday, December 16, 2008	Sheet 50	of	60

## Check test point



Test Point放在Dimm Door打開可量測處


## SPKR\_L1 Conn. Test Point keep on connector side




## FAN1 Conn. Test Point keep on connector side



## FPCN1 Conn. Test Point keep on connector side




## CCD1 Conn. Test Point keep on connector side




## AMIC1 Conn. Test Point keep on connector side



## BT1 Conn. Test Point keep on connector side




## USBCN1 Conn. Test Point keep on connector side




## SPKR\_R1 Conn. Test Point keep on connector side




## KB1 Conn. Test Point keep on connector side




## DB1 Conn. Test Point keep on connector side




## TPCN1 Conn. Test Point keep on connector side




## PSCN1 Conn. Test Point keep on connector side



## DCIN1 Conn. Test Point keep on connector side



## TPCN1 Conn. Test Point keep on connector side






JV50

緯創資通 Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.










JV50

<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>N10M(3/6) DAC</b>	
Size A3	Document Number <b>JV50</b>
Date: Tuesday, December 16, 2008	Sheet 54 of 60
Rev <b>SB</b>	






JV50



緯創資通 **Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **N10M(4/6)**

Size: A3	Document Number: <b>JV50</b>	Rev: <b>SB</b>
Date: Tuesday, December 16, 2008		
Sheet 55 of 60		










JV50

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: N10M(6/6) POWER

Size: A3	Document Number: JV50	Rev: SB
----------	-----------------------	---------

Date: Tuesday, December 16, 2008 Sheet 57 of 60



modify by NV








JV50

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **VRAM(1/2)**

Size: A3 Document Number: **JV50** Rev: **SB**

Date: Tuesday, December 16, 2008 Sheet: 58 of 60



modify by NV




SB  
All Component for NB9P-GE2

12/02 Page3: change C452 C453 from 27P to 33P by vendor's request  
 Page33: add C872 33P for SIV  
 Page29: change SPKR\_R1 SPKR\_L1 from 20.F1396.002 to 20.F1214.002 by CE's request  
 Page18: change LCD1 from 20.F1296.040 to 20.F1230.040 by CE's request  
 Page24: change USBCN1 from 20.F1290.015 to 20.F1035.015 by CE's request  
 Page38: change PSCN1 from 20.K0356.006 to 20.K0382.006 by CE's request  
 Page18: change AMIC1 from 20.F1396.002 to 20.F1214.002 by CE's request  
 Page3: add R554 and change U24 pin16 from 3D3V\_S0 to 3D3V\_VDD48\_S0  
 Page3: change C457 C450 C416 C430 C418 from mount to DY and change C456 from DY to mount  
 Page7: change R192 R195 from 0ohm resistor to 0ohm pad and add R555 RN82 RN83 RN84 RN85 for reflection  
 Page9: change C275 from UMA to DY and change C349 from mount to DY  
 Page10: change C243 C758 from mount to DY and change R167 R398 from DIS to DY  
 Page13: change R216 from 0ohm resistor to 0ohm pad  
 Page14: change C413 C252 C703 C392 C707 C734 from mount to DY  
 Page17: change C426 C429 from mount to DY  
 Page18: change C7 C499 from mount to DY and change R1 from mount to DIS and change R3 from DY to UMA  
 Page20: add RN86 for DIS HDMI SMBus  
 Page25: change R45 from 0ohm resistor to 0ohm pad  
 Page27: change R523 from 0ohm resistor to 0ohm pad  
 Page7: add R556 pull-low DY for A1 NB  
 Page28: change AGND & GND and change R509 from 0ohm resistor to 0ohm pad  
 Page28: change C795 C790 C792 from mount to DY and change R480 R479 from 0ohm to 6K2 and 8K2  
 Page28: combine C801 C802 two 1u to C801 4.7u  
 Page28: delete C815 C814 C809 R500 R503 R513 R507 R502 R508 D31 U56 and change U55 to 84.2N702.E31  
 Page28: change R474 from DY to mount and change R475 from mount to DY for 10dB  
 Page29: add L29 L30 L31 L32 L33 L34 for ESD  
 Page31: change R463 R464 R471 R467 R466 R460 R459 R494 R484 R493 R486 R485 R488 R489 R490 R492 R491 R487 from 0ohm resistor to 0ohm pad  
 Page32: change C487 C477 from mount to DY and change R269 from 0ohm resistor to 0ohm pad  
 Page12: change C385 C386 from 10p to 7p by vendor's request  
 Page35: change C136 C169 from 15p to 7p by vendor's request  
 Page33: change R15 R29 R34 from 0ohm resistor to 0ohm pad and change C542 from mount to DY  
 Page34: change C42 from mount to DY  
 Page35: change C615 C626 C638 R395 from mount to DY and change R394 from DY to mount for PCB version  
 Page36: change DB1 from mount to DY  
 Page38: add Q35 PWR\_LED7 PWR\_LED8 and change RN4 from 4P2R to 8P4R and change PWR\_LED5 PWR\_LED6 from 83.01221.I70 to 83.00193.A70 for LED type  
 Page39: change U66 pin1 from CPUCORE\_ON to 1D5V\_PWRGD and change D13 pin1 from S5\_ENABLE to 3V/5V\_EN  
 Page40: update power sequence logic  
 Page41: change G43-G50 from open gap to close gap and change R328 R352 R353 R317 R316 R319-R325 from 0ohm resistor to 0ohm pad  
 Page42: change R532 R545 R552 from 0ohm resistor to 0ohm pad and change G118-G128 G130-G140 from open gap to close gap  
 Page43: change R246 R233 from 0ohm resistor to 0ohm pad and change G5-G16 G18-G33 from open gap to close gap  
 Page43: change R246 pin2 from CPUCORE\_ON to 1D5V\_PWRGD and add R500 pull-high 10K 3D3V\_S5  
 Page45: change G100-G109 from open gap to close gap  
 Page46: change R157 R187 from 0ohm resistor to 0ohm pad and change G68-G73 G86 G87 G89 G90 G92 G93 G95 G96 G99 from open gap to close gap  
 Page46: delete TC19 and change TC20 from DY to GFX  
 Page49: change G55-G67 G74-G77 from open gap to close gap  
 Page29: change RN75 from 47ohm to 75ohm  
 Page28: change C804 C807 from 4.7u to 1u 25V X5R  
 Page45: delete TC24  
 Page19: delete R104 R129

12/04  
 Page24: change U47 from 74.00545.A79 to 74.00547.A79  
 Page20: swap HDMI signals for routing  
 Page28: change U53 pin22 from AUD\_HP1\_EN to AMP\_MUTE#\_R  
 Page48: change BAT1 from 20.81094.007 to 20.81156.007  
 Page22: change ODD1 from 62.10065.541 to 62.10065.751  
 Page22: change R231 R247 from 0ohm resistor to 0ohm pad  
 12/05  
 Page25: change R39 R53 R21 R31 R22 R35 R28 from 0ohm resistor to 0ohm pad  
 Page46: change L23 from 68.R8210.10V to 68.R1R01A.20B and change U43 from 84.04812.A37 to 84.04168.037 by power team's request  
 Page41: change R344 from 2K87 to 3K16 and change C586 from 0.47u to 0.1u by power team's request  
 Page41: change U35 U39 from 84.01426.037 to 84.12003.A37 and change U6 U7 U36 U38 from 84.01712.037 to 84.57N03.A37 by power team's request  
 Page45: change R457 from 11K to 3K48 and change TC23 from 390u to 220u by power team's request  
 12/08  
 Page26: change EC7 from DY to mount EMI's request  
 Page48: change EC28 EC30 EC31 EC32 from DY to mount EMI's request  
 Page31: change EC51 EC52 EC55 EC57 from 0.1u DY to 22p mount EMI's request  
 Page5: change C79 C80 from DY to mount EMI's request  
 Page46: change C659 from DY to GFX EMI's request  
 Page50: change SPRING\_GND16-SPRING\_GND20 from DY to mount EMI's request  
 Page50: add EC61-EC67 0.1u by EMI's request  
 Page20: change R313 R314 from 10K 100K to 18K 47K by NV's request  
 Page35: change U14 pin83 RN65 pin2 from SHEM to DBC\_EN by annie's request  
 Page18: change LCD1 pin35 from NC to DBC\_EN by annie's request  
 Page20: add ER1-ER8 0ohm pad by EMI's request  
 Page10: change C636 from 1000p DY to 27p mount by RF's request  
 12/09  
 Page49: change R406 from 6K2 to 4K75 by power team's request  
 Page46: change TC16 from mount to GFX  
 Page50: add TC19 TC24 100u  
 Page41: change C528 C529 530 C588 C597 C604 from 10u to 4.7u and change C528 C588 from mount to DY  
 Page46: change C656 C653 from 10u to 4.7u and change C653 from GFX to DY  
 Page42: change C856 C857 C851 C850 from 10u to 4.7u and change C857 C850 from mount to DY  
 Page41: change TC5 from DY to mount  
 Page5: change C553 C538 C552 C539 C547 C536 C548 C537 from DY to mount  
 Page17: change C426 C428 C429 from 10u to 4.7u and change C429 from DY to mount  
 Page16: change C440-C442 C463-C465 from 10u to 4.7u and change C440 from DY to mount and change C464 from DY to mount  
 Page20: change HDMI from 62.10078.161 to 62.10078.171 by CE's request  
 Page24: change USBCN1 from 20.F1035.015 to 20.F1290.015 by CE's request  
 12/10  
 Page46: add C873 33p GFX by RF's request  
 Page43: add C874 C875 33p by RF's request  
 Page20: swap U8 pin13 14 47 48  
 Page33: change R16 from DY to mount  
 Page47: change R292 from 0ohm resistor to 0ohm pad  
 12/11  
 Page33: change MINI2 pin 51 from 5V\_S5\_MIN1 to 5V\_S5\_MIN2  
 12/15  
 Page52: change VRAM strap R350

JV50

 <b>Wistron Corporation</b> 21F, 88, Sec 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>HISTORY</b>	
Size: <b>JV50</b> Date: Tuesday, December 10, 2008	Rev: <b>SB</b> Sheet: 60 of 60