MYALL M Block Diagram

Project Code: 91.4Q901.001
Project Name: MYALL M
PCB Number: 06211-SA



SYSTEM DC/DC MAX8734A	
INPUTS	OUTPUTS
DCBATOUT	3D3V_S5 5V_S5

SYSTEM DC/DC MAX8743	
INPUTS	OUTPUTS
DCBATOUT	1D2V_HT_S0 1D2V_CORE_S0

MAXIM CHARGER MAX8725	
INPUTS	OUTPUTS
DCBATOUT	BT+ 18V 3.0A 5V 100mA

CPU DC/DC MAX8760	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE_S0 1.35V 35A

PCB LAYER
L1:SIGNAL 1
L2:GND
L3:SIGNAL 2
L4:SIGNAL 3
L5:VCC
L6:SIGNAL 4

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: Block Diagram
Size: Custom | Document Number: MYALL M | Rev: SA
Date: Friday, June 16, 2006 | Sheet 1 of 59

<Variant Name>

緯創資通	**Wistron Corporation** 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title	**CPU(1/4) HT**
Size: A3	Document Number: **MYALL M** Rev: **SA**
Date: Friday, June 16, 2006	Sheet 2 of 59



<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU(2/4) DDR II**

Size	Document Number	Rev
A3	MYALL M	SA

Date: Friday, June 16, 2006 Sheet 3 of 59


CPU1E
CPU1D
2D5V_S0
2D5V_VDDA_S0
IF 0 ohm IS NOT GOOD ENOUGH, TRY 68.00082.491
R102 0R3-0-U-GP
C165 SC10U10V5ZY-1GP
C4D7U10V5ZY-3GP
C176
C173 SC3300P50V2KX-1GP
C178 SCD22U16V3ZY-GP
CLKCPU
CLKCPU#
C674 SC3900P50V2KX-2GP
C670 SC3900P50V2KX-2GP
R366 169R2F-GP
CLKCPU_IN
CLKCPU#_IN
1D8V_S3
R100 300R2J-4-GP
VID[5..0] 39
LDT_PWROK
LDT_STP#
LDT_RST#
CPU_PRESENT#
CPU_SIC
CPU_SID
TDI
TRST_L
TCK
TMS
DBREQJ
DBRDY
COREFB
COREFB#
VTT_SENSE
VDDIO_FB
VDDIO_FB#
PSI#
CPU_HTREF1
CPU_HTREF0
CPU_TEST25_H
CPU_TEST25_L
CPU_TEST19
CPU_TEST18
CPU_TEST29H
CPU_TEST29L
CPU_TEST17
CPU_TEST21
CPU_TEST26
THERMTRIP#
PROCHOT#
THERMDC
THERMDA
VREF_DDR_CLAW
MEMZN
MEMZP
R363 300R2J-4-GP
R110 300R2J-4-GP
R364 300R2J-4-GP
R103 1KR2J-1-GP
R113 510R2F-L-GP
RN65 SRN300J-1-GP
R349 300R2J-4-GP
R117 300R2J-4-GP
R106 300R2J-4-GP
R115 300R2J-4-GP
R107 300R2J-4-GP
R104 510R2F-L-GP
R357 39D2R2F-L-GP
R361 39D2R2F-L-GP
TP8 TPAD28
TP7 TPAD28
TP6 TPAD28
R99 44D2R2F-GP
R101 44D2R2F-GP
R109 80D6R2F-L-GP
1D2V_HT_S0
DY
Check
PROTO
Remove these resistor when using EVT CPU
2nd source: Fairchild 74ALVC08
73.07408.DHB
AMD suggest to use 74HC09, it contains open drain output
Add HDT connector for AMD suggested
C746 SCD1U16V2ZY-2GP
SRN220J-GP RN14
SRN220J-GP RN66
TSALVC08PWR-GP
U3A
U3B
U3C
SYS_PWRGD
HTCPU_STP#
LDT_STP#
HTCPU_RST#
LDT_RST#
HTCPU_PWRGD
LDT_PWROK
Q41 BSS138-4-GP
Q40 BSS138-4-GP
R350 300R2J-4-GP
R348 4K7R2J-2-GP
R351 300R2J-4-GP
R347 4K7R2J-2-GP
Keep
Change to BSS138
VREF_DDR_CLAW
C273 SCD1U16V2ZY-2GP
R128 100R2J-2-GP
R124 100R2J-2-GP
C264
C270
LAYOUT: Locate close to CPU
Change to single resistor
<Variant Name>
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title
CPU(3/4) CONTROL
Size A3
Document Number MYALL M
Rev SA
Date: Friday, June 16, 2006
Sheet 4 of 59


1D2V_HT_S0
CPU1H
1D2V_HT_CPU_S0
C635
SC4D7U10V5ZY-3GP
0D9V_S3
1D8V_S3
VTT8
VTT7
VTT6
VTT5
VTT9
VTT4
VTT3
VTT2
VTT1
VDDIO23
VDDIO1
VDDIO2
VDDIO3
VDDIO4
VDDIO5
VDDIO6
VDDIO7
VDDIO8
VDDIO9
VDDIO10
VDDIO11
VDDIO12
VDDIO13
VDDIO14
VDDIO15
VDDIO16
VDDIO17
VDDIO18
VDDIO19
VDDIO20
VDDIO21
VDDIO22
VDDIO24
VDDIO25
VDDIO26
VDDIO27
I O
POWER
VCC_CORE_S0
CPU1F
VDD
CPU1G
0.22u X 6
10u x 2
4.7u x 4
0.01u X 2
10p X 2
C699
SC4D7U10V5ZY-3GP
0.22u X 4
4.7u x 4
LAYOUT: Place on backside of processor.
22u x 9
0.22u x 2
0.01u x 1
100p x 1
<Variant Name>
緯創資通
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title
CPU(4/4) POWER
Size
A3
Document Number
MYALL M
Rev
SA
Date: Friday, June 16, 2006
Sheet 5 of 59



<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title
C51M(1/5) HT CPU

Size	Document Number	Rev
A3	**MYALL M**	**SA**

Date: Friday, June 16, 2006 Sheet 6 of 59



<Variant Name>

緯創資通	**Wistron Corporation** 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title	**C51M(2/5)HT MCP**
Size: Custom	Document Number: **MYALL M**
Rev	**SA**
Date: Friday, June 16, 2006	Sheet 7 of 59



<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **C51M(3/5)PCIE**

Size	Document Number	Rev
A3	MYALL M	SA

Date: Friday, June 16, 2006 Sheet 8 of 59



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: C51M(4/5)CRT/LVDS

Size	Document Number	Rev
A3	MYALL M	SA

Date: Friday, June 16, 2006 Sheet 9 of 59





C51 DECOUPLING



Wistron Corporation	緯創資通
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	C51M(5/5)POWER
Size A3	Document Number MYALL M
Rev	SA
Date: Friday, June 16, 2006	Sheet 10 of 59



<variant_name>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: DDR2-SOCKET

Size: A2 | Document Number: MYALL M | Rev: SA

Date: Friday, June 16, 2006 | Sheet 11 of 59

PARALLEL TERMINATION

Put decap near power(0.9V) and pull-up resistor



Decoupling Capacitor

Put decap near power(0.9V) and pull-up resistor



Place these Caps near DM1



Place these Caps near DM2



Place these Caps near PARALLEL TERMINATION



<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	DDR2-RESISTOR	
Size A3	Document Number MYALL M	Rev SA
Date: Friday, June 16, 2006	Sheet 12 of 59	

LCD/INVERTER CONN



LED



LED BD CONN

<Variant Name>

緯創資通	**Wistron Corporation** 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	*LCD CONN & LED*	
Size	Document Number: MYALL M	Rev: SA
Date: Friday, June 16, 2006	Sheet 13 of 59	

CRT I/F & CONNECTOR

Layout Note:
Place these resistors close to the CRT-out connector

Layout Note:
**** Must be a ground return path between this ground and the ground on the VGA connector.***
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.

Hsync & Vsync level shift

DDC_CLK & DATA level shift

TV CONN

Wistron Corporation	緯創資通
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: *CRT/TV Connector*	
Size	Document Number: MYALL M — Rev: SA
Date: Friday, June 16, 2006	Sheet 14 of 59



<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	MCP51(1/6)HT	
Size A3	Document Number MYALL M	Rev SA
Date: Friday, June 16, 2006	Sheet 15 of 59	


26,27,32 PCI_AD[31..0]
U59A
1 OF 7
PCI_AD0 AF19
PCI_AD1 AB21
PCI_AD2 AC19
PCI_AD3 AA20
PCI_AD4 AA19
PCI_AD5 AF20
PCI_AD6 AE19
PCI_AD7 AE20
PCI_AD8 AB20
PCI_AD9 AB19
PCI_AD10 AA18
PCI_AD11 AB18
PCI_AD12 AE18
PCI_AD13 AF18
PCI_AD14 AC17
PCI_AD15 AA17
PCI_AD16 AB15
PCI_AD17 AF15
PCI_AD18 AE15
PCI_AD19 AF14
PCI_AD20 AE14
PCI_AD21 AA14
PCI_AD22 AB14
PCI_AD23 AC13
PCI_AD24 AB13
PCI_AD25 AE13
PCI_AD26 AA12
PCI_AD27 AF13
PCI_AD28 AB12
PCI_AD29 AE12
PCI_AD30 AE12
PCI_AD31 AF11
26,32 PCI_C/BE#0 AD19
26,32 PCI_C/BE#1 AB17
26,32 PCI_C/BE#2 AA15
26,32 PCI_C/BE#3 AA13
PCI_CBE#0
PCI_CBE#1
PCI_CBE#2
PCI_CBE#3
27,32 PCI_FRAME# AC15
27,32 PCI_IRDY# AD15
27,32 PCI_TRDY# AB16
27,32 PCI_STOP# AE16
27,32 PCI_DEVSEL# AA16
26,32 PCI_PAR AE17
27,32 PCI_PERR# AE16
27,32 PCI_SERR# AF17
PCI_PME# AD11
27,32,33,34 PM_CLKRUN# AF25
PCI_FRAME#
PCI_IRDY#
PCI_TRDY#
PCI_STOP#
PCI_DEVSEL#
PCI_PAR
PCI_PERR#/GPIO
PCI_SERR#
PCI_PME#/GPIO
PCI_CLKRUN#/GPIO
29 PCIRST#_PCM
R506 22R2J-2-GP
PCIRST#_R
AE25 PCI_RESET#0
22 PCIRST#_IDE
R505 22R2J-2-GP
PCIRST#_IDE_R
AD24 PCI_RESET#1
32 PCIRST#_MINI
R507 22R2J-2-GP
PCIRST#_MINI_R
AE26 PCI_RESET#2
27 PCIRST#_CARD
R211 22R2J-2-GP
PCIRST#_CARD_R
W22 PCI_RESET#3
33,34,36 LPC_RST#
R518 22R2J-2-GP
LPC_RST#_R
L26 LPC_RESET#
PCI_REQ#0 AA22
PCI_REQ#1 AE22
PCI_REQ#2 AE21 PCI_REQ#2
PCI_REQ#3/GPIO AE22 PCI_REQ#3
PCI_REQ#4/GPIO AE23 PCI_REQ#4
PCI_REQ#0 27
PCI_REQ#1 32
PCI_GNT#0 AE21 PCI_GNT#0
PCI_GNT#1 AC21 PCI_GNT#1
PCI_GNT#2 AA21
PCI_GNT#3/GPIO AB24 CIR_DET
PCI_GNT#4/GPIO AB22
SB
PCI_GNT#0 27
PCI_GNT#1 32
3D3V_S0
R586 10KR2J-3-GP
CIR
R587 10KR2J-3-GP
DCIR
PCI_INTW# AE11
PCI_INTX# AB11
PCI_INTY# AC11
PCI_INTZ# AA11
INT_PIRQW# 27
INT_PIRQX# 32
INT_PIRQY# 27
INT_PIRQZ# 27
PCI_CLK0 AE24 PCI_CLK_0
PCI_CLK1 AF24 PCI_CLK_1
PCI_CLK2 AD23 PCI_CLK_2
PCI_CLK3 AF23
PCI_CLK4 AB23 PCI_CLK4
PCI_CLKIN AC23 PCI_CLKIN
R498 22R2J-2-GP
R497 22R2J-2-GP
TP45
TPAD28
R198 22R2J-2-GP
PCLK_PCM 27
PCLK_MINI 32
LPC_AD0 K24 LPC_LAD0_R
LPC_AD1 H26 LPC_LAD1_R
LPC_AD2 H25 LPC_LAD2_R
LPC_AD3 K22 LPC_LAD3_R
RN37
SRN0J-7-GP
LPC_LAD0
LPC_LAD1
LPC_LAD2
LPC_LAD3
LPC_LAD[0..3] 33,34,36
SB
Change to 0R
LPC_FRAME# G25
LPC_DRQ#0 K21
LPC_DRQ#1/LPC_CS# K23
LPC_SERIRQ L22
LPC_PWRDWN#/GPIO H24
LPC_LDRQ0#
LPC_LDRQ1#
LPC_LFRAME# 33,34,36
LPC_LDRQ0# 34
INT_SERIRQ 27,32,33,34
PSW_CLR# 36
EMI-SB
R520 22R2J-2-GP
LPC_CLK0 F26 LPC_CLK_R
LPC_CLK1 G26 LPC_CLK1_R
PCLK_KBC 33
R531 22R2J-2-GP
PCLK_SIO 34
R496 22R2J-2-GP
PCLK_FWH 36
3D3V_S0
RN81
PCI_REQ#0
PCI_REQ#3
PCI_REQ#1
PCI_REQ#2
SRN8K2J-4-GP
PCI_REQ#4
R495 8K2R2J-3-GP
RN22
INT_PIRQW#
INT_PIRQX#
INT_PIRQY#
INT_PIRQZ#
SRN8K2J-4-GP
RN30
PCI_IRDY#
PCI_FRAME#
PCI_TRDY#
PCI_DEVSEL#
SRN8K2J-4-GP
RN79
PCI_SERR#
PCI_STOP#
PCI_PERR#
SRN8K2J-4-GP
PCI_PME#
R186 8K2R2J-3-GP
3D3V_S5
PM_CLKRUN#
R501 8K2R2J-3-GP
RN27
LPC_LDRQ0#
LPC_LDRQ1#
SRN8K2J-4-GP
INT_SERIRQ
R215 10KR2J-3-GP
RN10
LPC_LAD0
LPC_LAD1
LPC_LAD2
LPC_LAD3
SRN8K2J-4-GP
Check ! Shiba don't have this
<Variant Name>
緯創資通
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title
MCP51(2/6)PCI
Size A3
Document Number
MYALL M
Rev SA
Date: Friday, June 16, 2006
Sheet 16 of 59



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: MCP51(3/6)SATA/PATA

Size	Document Number	Rev
A3	MYALL M	SA

Date: Friday, June 16, 2006 Sheet 17 of 59


Check,DG 1K
U59C
3 OF 7
U14A
Reserved to prevent any need !
Add for de-glitch requested by nV
10mS
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
MCP51(4/6)USB HDAUDIO
MYALL M
SB
Friday, June 16, 2006
18
59



<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: MCP51(5/6)RGMII

Size	Document Number	Rev
A3	MYALL M	SB

Date: Friday, June 16, 2006 Sheet 19 of 59



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

<variant_name>

Title: MCP51(6/6)POWER

Size: A3 | Document Number: MYALL M | Rev: SA

Date: Friday, June 16, 2006 | Sheet 20 of 59



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: Thermal/Fan Controllor

Size	Document Number	Rev
	MYALL M	SA

Date: Friday, June 16, 2006 Sheet 21 of 59

HDD Connector



SATA PN : 20.F0883.001
PATA PN : 21.E0021.222



CD-ROM Connector



For HDD & SATA both





<Variant Name>

ME : 20.F0777.022

緯創資通	**Wistron Corporation** 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	*HDD and CDROM*	
Size	Document Number: MYALL M	Rev: SA
Date: Friday, June 16, 2006	Sheet 22 of 59	











BLUETOOTH MODULE



EC21 put near
BLUE1 / all
USB put one
choke near
connector by
EMI request



1st source: 20.D0197.104

MDC 1.5 CONNECTOR

CHANGE TO AZ



2nd source: 20.F0604.012





Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: USB / MDC / BLUETOOTH

Size	Document Number	Rev
	MYALL M	SA

Date: Friday, June 16, 2006 Sheet 23 of 59


G17
GAP-CLOSE-PWR-2U
3D3V_S5
3D3V_LAN_S5
60 ~ 100 mils
RN49
SRN0J-7-GP
RGMII_RX_CLK_R
RGMII_RXD3_R
RGMII_RXD2_R
RGMII_RXD1_R
CLK_LAN_RX 19
RGMII_RXD3 19
RGMII_RXD2 19
RGMII_RXD1 19
RN48
SRN0J-6-GP
RGMII_RXD0_R
RGMII_RX_CTL_R
RGMII_RXD0 19
RGMII_RX_CTL 19
MDIP0
MDIN0
MDIP1
MDIN1
R298 49D9R2F-GP
R299 49D9R2F-GP
R296 49D9R2F-GP
R297 49D9R2F-GP
MDI0X
MDI1X
10/100
SCD01U50V2ZY-1GP
GIGA no need it at all , 10/100 keep
R304 0R2J-2-GP
19 CLK25_MII
TP20
TPAD28
CONFIG1
CONFIG0
DVDD15
AVDD33
AVDD15
CTRL15
CONFIG2
DVDD33
CONFIG3
CONFIG4
RXDLY
TXDLY
LED10 25
R301 2K49R2F-GP
U26
RSET
AVDD18
MDI[0]+
MDI[0]-
MDI[1]+
MDI[1]-
CTRL18
MDI[2]+
MDI[2]-
MDI[3]+
MDI[3]-
RXCTL
LED_100
CRS/Config[5]
COL/Config[6]
LED_1000
LED_DUP
CLK125
LED_RX
LED_TX
PHYRSTB
INTB/Config[7]
RXER/Config[8]
Config[9]
LED100 25
LED1000 25
RGMII_RESET# 18
CONFIG5
CONFIG6
CONFIG7
CONFIG8
CONFIG9
RGMII_RXD0_R
RGMII_RXD1_R
RGMII_RXD2_R
RGMII_RXD3_R
RGMII_RX_CLK_R
RGMII_MDIO 19
RGMII_MDC 19
RGMII_TX_CTL 19
RGMII_TXD3 19
RGMII_TXD2 19
RGMII_TXD1 19
RGMII_TXD0 19
19 CLK_LAN_TX
R23 0R3-0-U-GP
C531 SCD1U16V2ZY-2GP
C523 SCD1U16V2ZY-2GP
RN50
SRN4K7J-8-GP
CONFIG9
CONFIG0
R312 0R3-0-U-GP
C547 SCD1U16V2ZY-2GP
C526 SCD1U16V2ZY-2GP
C549 SCD1U16V2ZY-2GP
C533 SCD1U16V2ZY-2GP
DY
Check cap and resistor , for cost down !
Q34 2SB1188-U-GP
20 mils
40 mils
CTRL18
AVDD18_1
R295 0R3-0-U-GP
C520 SC10U6D3V5KX-1GP
C519 SCD1U16V2ZY-2GP
C521 SCD1U16V2ZY-2GP
C522 SCD1U16V2ZY-2GP
C524 SCD1U16V2ZY-2GP
RN53
SRN4K7J-8-GP
CONFIG5
CONFIG6
CONFIG8
CONFIG7
RN52
SRN470J-8-GP
CLK125
TXDLY
RXDLY
RN51
SRN4K7J-8-GP
CONFIG1
CONFIG2
CONFIG3
CONFIG4
These are default seeting.
NC reserved for others setting.
Q36 2SB1182-GP
20 mils
40 mils
CTRL15
R302 0R3-0-U-GP
C525 SCD1U16V2ZY-2GP
C557 SC10U6D3V5KX-1GP
C532 SCD1U16V2ZY-2GP
C548 SCD1U16V2ZY-2GP
C542 SCD1U16V2ZY-2GP
C541 SCD1U16V2ZY-2GP
<Variant Name>
緯創資通
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
Title
RTL8211B PHY
Size A3
Document Number MYALL M
Rev SA
Date: Friday, June 16, 2006
Sheet 24 of 59

1.route on bottom as differential pairs.
2.Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3.No vias, No 90 degree bends.
4.pairs must be equal lengths.
5.6mil trace width,12mil separation.
6.36mil between pairs and any other trace.
7.Must not cross ground moat,except
RJ-45 moat.



緯創資通	**Wistron Corporation** 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	*LAN CONN*	
Size	Document Number: MYALL M	Rev: SA
Date: Friday, June 16, 2006	Sheet 25 of 59	



Wistron Corporation	21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	TI PCI7412 (1 of 2)	
Size	Document Number: MYALL M	Rev: SA
Date: Friday, June 16, 2006	Sheet 26 of 59	


TI PCI7412
IDSEL:AD22
INTA-->:INT_PIRQZ#
INTB-->:INT_PIRQW#
INTC-->:INT_PIRQY#
INTD-->:INT_PIRQG#
GNT:PCI_GNT#0
REQ:PCI_REQ#0
INTA# CARBUS 1 (INT_PIRQG#)
INTB# 1394 (INT_PIRQB#)
INTC# Flash Media (INT_PIRQF#)
INTD# SD Host (INT_PIRQG#) share
MFUNC4: use bit 19-16 Register define.
U62B PCI7412ZHK-GP
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
TI PCI7412 (2 of 2)
MYALL2
SA
Friday, June 16, 2006
Sheet 27 of 59

Mini Card Connector



1394 Connector





緯創資通 Wistron Corporation			
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title	MINI CARD / 1394 / CARD READER		
Size	Document Number	MYALL M	Rev SA
Date: Friday, June 16, 2006	Sheet 28 of 59		

PCMCIA Socket



Cardbus I/F

Power switch



緯創資通	**Wistron Corporation** 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	*PCMCIA*	
Size	Document Number: MYALL M	Rev: SA
Date: Friday, June 16, 2006	Sheet 29 of 59	



Pin	Symbol		
35/36	FRONT		
39/41	SURR	X	
43/44	CEN/LEFT	X	
45/46	SIDESURR	X	
23/24	LINE1		
21/22	MIC1	Location	Re-tasking
14/15	LINE2	XMP,Jack1	AMP output, line input
16/17	MIC2		X
			SURR-VREFO-L/R
			SIDESURR-L is MIC2-VREFO-R, SIDESURR-R is LINE2-VREFO-R
		Jack 2	Line input, line output
		Jack 3	Mic input, line output
			X
		Int. Mic	Mic input



緯創資通	**Wistron Corporation** 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	***AUDIO (1/2) -- CODEC ALC883***	
Size: Custom	Document Number: MYALL M	Rev: SA
Date: Friday, June 16, 2006	Sheet 30 of 59	


I/P signal level need +5V level
Use KBC to control it !
4.7uF for vender suggestion
Have 2D5V from Codec
U17
G1432Q5U-GP
MAX4411ETP-1-GP
CHDTC124EU-1GP
CH731UPT-GP
CH3906PT-GP
AAT4250IGV-T1-GP
2N7002PT-U
G923-330T1UF-GP
PHONE-JK234-GP
PHONE-JK237-GP-U4
PHONE-JK233-GP
SPKR1 ACES-CON4-1-GP
22.10133.B11
22.10205.251
22.10133.B01
20.D0197.104
1st source: 20.D0197.104
W/O SPDIF:22.10133.B21
LINE IN
MIC IN
LINE OUT
Internal Speaker
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
AUDIO AMP AND JACK
MYALL M
Friday, June 16, 2006
31 of 59



Company	Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title	MINI-PCI / AV-IN
Size	
Document Number	MYALL M
Rev	SA
Date	Friday, June 16, 2006
Sheet	32 of 59


Planar
ID(2,1,0)
SA: 0,0,0
SB: 0,0,1
SC: 0,1,0
SD: 0,1,1
Check ! Follow Shiba
SB GPIO
Charger
Shiba
UMA
DIS
Change to 1U for MYALL's leasson learn
Follow MYALL2 to P/U WEBCAM_PW_SW
A1 for the internal pull-up resistors on XIOCS[F:0] pins==>High=enable, Low=Disable
A4 for DMRP==>High=Disable, Low=Enable
A5 for EMWB==>High=Enable, Low=Disable
GPIO05 for Clock test mode==>High=test Mode, Low=32KHz clock in normal running(Recommended)
GPIO06 for DPLL test mode==>High=Test Mode, Low=Normal operation(Recommended)
Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.
KBC 3910
MYALL M
SA
Friday, June 16, 2006
33
59



緯創資通	**Wistron Corporation** 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	*SIO 87381 / IR*	
Size	Document Number: MYALL M	Rev: SA
Date: Friday, June 16, 2006	Sheet 34 of 59	















Internal KeyBoard CONN

1 25

CHECK KB SPEC. AND PIN DEFINE

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: BUTTONs / KB / TOUCHPAD

Size | Document Number: MYALL M | Rev: SA

Date: Friday, June 16, 2006 | Sheet 35 of 59







Wistron Corporation 緯創資通			
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title: BIOS			
Size	Document Number: MYALL M		Rev: SA
Date: Friday, June 16, 2006	Sheet 36 of 59		

Run Power







Aux Power

3D3V_AUX_S5





<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	*RUN POWER and 3D3V_AUX_S5*	
Size	Document Number: MYALL M	Rev: SA
Date: Friday, June 16, 2006	Sheet 37 of 59	

CPU_CORE
MAX8760



Max8744 3D3V/5V



ISL6269_VGA_Core 1D1V



0D9V_S3



G2997

Charger_ISL6255



Adapter



緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title: Power Block Diagram		
Size	Document Number: MYALL M	Rev: SA
Date: Friday, June 16, 2006	Sheet 38 of 59	

CPU_VCORE
VID=1.20V(25W)/1.15V(35W)
Iomax=21A(25W)/35A (35W)
OCP=40A~45A

TABLE 1. VOLTAGE IDENTIFICATION CODES

VID5	VID4	VID3	VID2	VID1	VID0	DAC
0	0	0	0	0	0	1.550
0	0	0	0	0	1	1.525
0	0	0	0	1	0	1.500
0	0	0	0	1	1	1.475
0	0	0	1	0	0	1.450
0	0	0	1	0	1	1.425
0	0	0	1	1	0	1.400
0	0	0	1	1	1	1.375
0	0	1	0	0	0	1.350
0	0	1	0	0	1	1.325
0	0	1	0	1	0	1.300
0	0	1	0	1	1	1.275
0	0	1	1	0	0	1.250
0	0	1	1	0	1	1.225
0	0	1	1	1	0	1.200
0	0	1	1	1	1	1.175
0	1	0	0	0	0	1.150
0	1	0	0	0	1	1.125
0	1	0	0	1	0	1.100
0	1	0	0	1	1	1.075
0	1	0	1	0	0	1.050
0	1	0	1	0	1	1.025
0	1	0	1	1	0	1.000
0	1	0	1	1	1	0.975
0	1	1	0	0	0	0.950
0	1	1	0	0	1	0.925
0	1	1	0	1	0	0.900
0	1	1	0	1	1	0.875
0	1	1	1	0	0	0.850
0	1	1	1	0	1	0.825
0	1	1	1	1	0	0.800
0	1	1	1	1	1	0.775
1	0	0	0	0	0	0.7625
1	0	0	0	0	1	0.75
1	0	0	0	1	0	0.7375
1	0	0	0	1	1	0.725
1	0	0	1	0	0	0.7125
1	0	0	1	0	1	0.7
1	1	1	1	1	1	0.375

TON:	Frequency:
GND	550KHz
REF	300KHz
OPEN	200KHz
VCC	100KHz

R404,R402 change to 1K82F,Q21,R153,C311 Remove check first !!



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: CPU CORE MAX8760(1/2)

Size: A3 | Document Number: MYALL M | Rev: SA

Date: Friday, June 16, 2006 | Sheet 39 of 59



VCC_CORE_S0

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title	CPU CORE MAX8760(2/2)	
Size: A3	Document Number: MYALL M	Rev: SA
Date: Friday, June 16, 2006	Sheet 40 of 59	

SYSTEM DC/DC
3D3V_S5 / 5V_S5



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: MAX8734 3D3V/5V

Size: A3 | Document Number: MYALL M | Rev: SA

Date: Friday, June 16, 2006 | Sheet 41 of 59

0D9V



2D5V_S0
Iomax<684mA

Vo=0.8*(1+(R1/R2))



1D5V_S0
Iomax<1100mA

Vo=0.8*(1+(R1/R2))



1D5V_S5
Iomax<100mA





1D2V_S0
Iomax<2100mA

Vo=0.8*(1+(R1/R2))



1D2V_S0 for VGA
Iomax<675mA

Vo=0.8*(1+(R1/R2))

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: 2D5V_S0/1D5V_S0/0D9V/1D2(LD

Size: A3 | Document Number: MYALL M | Rev: SA

Date: Friday, June 16, 2006 | Sheet 42 of 59



DCBATOUT_8743
DCBATOUT
G57 G74 G75 G76 G61 G59 G72 G69
GAP-CLOSE-PWR
1D8V_S3 / Imax=10A,OCP>14A
1D8V_S3
1D8V_S3_PWR
G45 G55 G50 G49 G47 G52 G53 G51 G54
NETSWAP /7.5mohm/12A
PANASONIC/2V/330uF
9mOhm/2.7A
TC12
SE330U2VDM-L-GP
L32
IND-1D5UH-18-GP
C724 C716 C709
SC10U25V6KX-1GP
SCD1U50V3KX-GP
U45
AO4468-GP
U44
IRF7805ZPBF-GP
R450
8K06R2F-GP
C761
SCD1U25V3KX-GP
C676
SCD1U10V2KX-4GP
R451
10K2R2F-GP
Close to IC
DY
D26
BAW56PT-U
5V_S5
R413
0R3-0-U-GP
C732
SCD1U25V3KX-GP
MAX8743_BST1
R434 , 402K , 64.40235.6DL
R434
402KR2F-GP
R438
100KR2F-L1-GP
MAX8743_AGND
Close to pin21
Close to pin4
C734
SC1U10V3KX-3GP
C758
SC1U25V5ZY-4GP
R151
20R3J-4-GP
C733
SC1U10V3KX-3GP
MAX8743_VCC
MAX8743_BST2
R442
300KR2F-GP
R435
200KR2F-L-GP
R414
0R3-0-U-GP
C735
SCD1U25V3KX-GP
U55
MAX8743EEI-1-GP
UVP VCC VDD V+ ILIM2
ILIM1 BST2
BST1
DH1 DH2
LX1 LX2
DL1 DL2
CS1 CS2
OUT1 OUT2
FB1 FB2
ON1 ON2
TON PGOOD
REF
SKIP# OVP
GND
MAX8743_ILIM1
MAX8743_ILIM2
MAX8743_BST1R
MAX8743_BST2R
MAX8743_DH1
MAX8743_LX1
MAX8743_DL1
MAX8743_DH2
MAX8743_LX2
MAX8743_DL2
MAX8743_FB1
MAX8743_FB2
MAX8743_VREF
C759
SCD22U16V3KX-2-GP
Close to pin10
MAX8743_SKIP#
R466
220KR2J-L2-GP
R464
10KR2J-3-GP
R430
1KR2J-1-GP
15,18,33,42 PM_SLP_S5#
C744
DUMMY-C2
5V_S0
R427
DUMMY-R2
R426
DUMMY-R2
R428
0R2J-2-GP
MAX8743_TON
R453
1KR2J-1-GP
PM_SLP_S3# 18,33,37,42
R452
100KR2J-1-GP
3D3V_S5
18 VCORE_VID0
18 VCORE_VID1
R163
61K9R2F-GP
R162
30K9R3F-GP
U46
AO4468-GP
U47
AO4422-1-GP
C710 C715 C292
SC1U50V3KX-GP
SC4D7U25V5KX-GP
GANG SONG/10mOhm/7.5A
L33
IND-2D5UH-6-GP
C757
SCD047U10V2KX-2GP
R455
6K19R2F-GP
R161
54K9R2F-L-GP
R454
470KR2F-GP
Close to IC
C677
SCD1U10V2KX-4GP
TC13
SE220U2VDM-8GP
TC13: 79.22719.20L
1D2V_S0
Imax=6A
OCP>8.4A
1D2V_CORE_PWR
1D2V_CORE_S0
G34 G32 G35 G36 G33
G9
GAP-CLOSE
ZZ.CON2C.XX1

Ton Setting	Side 1 Frequency(kHz)	Side 2 Frequency(kHz)
VCC	235	170
Float	345	255
VREF	485	355
AGND	620	460

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: DC / DC : 1D8V_S3 / 1D2V_CORE_S0 (MAX8743)

Size: A3 | Document Number: MYALL M | Rev: SA

Date: Friday, June 16, 2006 | Sheet 43 of 59



VADJ	Cell voltage
VREF	4.41V/cell
Float	4.20V/cell
GND	3.99V/cell

CELLS	Operate Mode
VDD	4S
GND	3S
Float	2S

<Variant Name>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: CHARGER ISL6255

Size: A2 | Document Number: MYALL M | Rev: SA

Date: Friday, June 16, 2006 | Sheet 44 of 59

Adaptor-In to generate DCBATOUT



Battery connector



緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title: AD/BATT CONN		
Size	Document Number: MYALL M	Rev: SA
Date: Friday, June 16, 2006	Sheet 45 of 59	



緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title		
EMI		
Size	Document Number	Rev
	MYALL M	SA
Date: Friday, June 16, 2006	Sheet 46 of 59	



Wistron Corporation	緯創資通
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title: DC/DC NVVDD_S0(ISL6269)	
Size: A3	Document Number: MYALL M
Rev: SA	
Date: Friday, June 16, 2006	Sheet 47 of 59



<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title	G72M PCIE	
Size	Document Number: MYALL M	Rev: SA
Date: Friday, June 16, 2006	Sheet 48 of 59	



<Variant Name>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	G72M CRT & TV OUT	
Size	Document Number: MYALL M	Rev: SA
Date: Friday, June 16, 2006	Sheet 49 of 59	



<Variant Name>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: *G72M LVDS & TMDS*

Size	Document Number	Rev
	MYALL M	SA

Date: Friday, June 16, 2006 Sheet 50 of 59



Decoupling for left MEMORY
Place around the MEM



Decoupling for right MEMORY
Place around the MEM



72.51216.D0U IC VRAM HY5PS121621BFP-25 FBGA(32M*16, 400Mhz)
72.55616.C0U IC VRAM HY5PS561621AFP-25 FBGAby Hynix (16M*16, 400Mhz)
72.18512.A0U IC VRAM HY5PS121621BFP-25 FBGA by Infineon (32M*16, 400Mhz)
72.18256.B0U IC VRAM HYB18T256161AFL25 BGA, by Infineon(16M*16, 400Mhz)

<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: *G72M VRAM (1ST 1/2)*

Size	Document Number	Rev
	MYALL M	SA

Date: Friday, June 16, 2006 Sheet 51 of 59



Decoupling for left MEMORY
Place around the MEM



Decoupling for right MEMORY
Place around the MEM



<Variant Name>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: G72M VRAM (1ST 2/2)

Size	Document Number	Rev
	MYALL M	SA

Date: Friday, June 16, 2006 Sheet 52 of 59



<Variant Name>

緯創資通	**Wistron Corporation** 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	*G72M THERMAL*	
Size	Document Number: MYALL M	Rev: SA
Date: Friday, June 16, 2006	Sheet 53 of 59	





<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: G72M ROM & Spread Specturm

Size	Document Number	Rev
	MYALL M	SA

Date: Friday, June 16, 2006 Sheet 54 of 59

STRAPS, Mechanical Parts

Check

Hynix256MB :	R364_0	R93_1	R86_1	R91_1
Hynix128MB :	R364_0	R370_0	R86_1	R91_1
Hynix64MB :	R85_1	R370_0	R86_1	R91_1
Infineon256MB :	R364_0	R93_1	R86_1	R369_0
Infineon128MB :	R364_0	R370_0	R86_1	R369_0
Infineon64MB :	R85_1	R370_0	R86_1	R369_0



53	MIOA_D0	MIOA_D0
53	MIOA_D1	MIOA_D1
53	MIOA_D6	MIOA_D6
53	MIOA_D8	MIOA_D8
53	MIOA_D9	MIOA_D9

53	MIOB_D0	MIOB_D0
53	MIOB_D1	MIOB_D1
53	MIOB_D3	MIOB_D3
53	MIOB_D4	MIOB_D4
53	MIOB_D5	MIOB_D5
53	MIOB_D7	MIOB_D7
53	MIOB_D8	MIOB_D8
53	MIOB_D9	MIOB_D9
53	MIOB_D11	MIOB_D11

Bit Signal		Values	
MIOA_D1:	SUB_VENDOR	0 NO_BIOS 1 READ FROM BIOS	
MIOB_D0:	RAM_CFG_0	0000 RFU 0001 8Mx32 BGA 1.8V 0010 RFU 0011 RFU 0100 4Mx32 BGA 1.8V 0101 RFU 0110 RFU 0111 RFU 0011 16MX16	1000 RFU 1001 RFU 1010 RFU 1011 RFU 1100 RFU 1101 RFU 1110 RFU 1111 RFU
MIOB_D1:	RAM_CFG_1		
MIOB_D8:	RAM_CFG_2		
MIOB_D9:	RAM_CFG_3		
MIOB_D2:	CRYSTAL_0	00 13.500 MHz 01 14.31818 MHz 10 27.000 MHz 11 UNKNOWN	
MIOB_D6:	CRYSTAL_1		
MIOA_D7:	TV_MODE_0	00 SECAM 01 NTSC 10 PAL 11 CRT	
MIOA_D10:	TV_MODE_1		
MIOB_D4:	PCI_DEVID_0		
MIOB_D5:	PCI_DEVID_1	1000 (default 0x00FC)	
MIOB_D3:	PCI_DEVID_2		
MIOB_D11:	PCI_DEVID_3	0111 G72MV	**G72MZ=6,G73=8**
MIOA_D0:	PEX_PLL_EN_TERM100	0 ENABLED 1 DISABLED	
MIOA_D6:	3GIO_PADCFG_LUT_ADDR[0]	0 DESKTOP 1 MOBILE	
MIOA_D8:	3GIO_PADCFG_LUT_ADDR[1]		
MIOA_D9:	3GIO_PADCFG_LUT_ADDR[2]	010 DEFAULT	
MIOB_D7:	MOBILE_GPIO	0 GPIO_PULLDN 1 GPIO_FLOAT	

For MEM strapping, Please use below table:

RAM_CFG[3:0]	Config	FB Bus Width	Definitions
0000	16Mx16 DDR2	64-bit	Elpida
0001	16Mx16 DDR2	64-bit	Samsung
0010	16Mx16 DDR2	64-bit	Infineon
0011	16Mx16 DDR2	64-bit	Hynix
0100	32Mx16 DDR2	64-bit	Elpida
0101	32Mx16 DDR2	64-bit	Samsung
0110	32Mx16 DDR2	64-bit	Infineon
0111	32Mx16 DDR2	64-bit	Hynix

<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: *G72M STRAPPING*

Size | Document Number: MYALL M | Rev: SA

Date: Friday, June 16, 2006 | Sheet 55 of 59



<Variant Name>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: *G72M MEMORY IF 1*

Size	Document Number	Rev
	MYALL M	SA

Date: Friday, June 16, 2006 Sheet 56 of 59



<Variant Name>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: *G72M MEMORY IF 2*

Size	Document Number	Rev
	MYALL M	SA

Date: Friday, June 16, 2006 Sheet 57 of 59









<Variant Name>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **Unused CMOS/TTL**

Size	Document Number	Rev
A3	MYALL M	SA

Date: Friday, June 16, 2006 Sheet 58 of 59

SA 4/18 Add R414~R417 for headphone sound decrease

4/21 Add R718~R720,Q45~Q47 for discharge circuit
Add U68,R721~R725 ,C917~C923 for 1D2V_S0
Add U69,R726~R730,C924~C929 for 1D2V_VGA_S0

4/24 Update GPIO ,check Lan , Add bead into NB,SB's power

4/26 Correct CRT,TV bead and cap , Add EMI cap ,Change Transformer according vender's suggest

4/28 Change spec to Phy

5/4 Reduce Lan cap

SB 5/18 R144 chang to 64.30R15.6DL,Correct SB P/N

5/25 Correct VRAM setting; D9 become mount , C79 become 1u for sometimes can't power on !

6/1 Del RN9 for redudant ; Correct BTSMDATA,BTSMCLK;Dummy R244,EC102~EC104; Change C451,C458 to 4.7u ! ; U20 mount , R248 Dummy; Del RN64-1 AMP_SHUTDOWN;
Change XF1 and XF2 CT to AVDD18 for WOL ;Change C504 to 78.1022N.24L; Add WEBCAM_PW_SW at KBC GPIO27, and U66,F1,F2,C875,R284
6/5 Power , CPU High Side : 84.79N03.037,Low Side : 84.32N03.037 ,Dummy Q42, Q44 ; R159 , 64.66515.6DL ;TC13 change to 79.22719.20L;
R434 change to 64.40235.6DL;R404,R402 change to 64.18015.55L;Q21,R153,C311 Dummy ; Change SKU;Change U49,U50,U45,U46 to 84.04468.037
6/8 Q39 change to 84.27002.F31 ! Add D31,RN87,R576 for Leakage !(Ask KBC change DA2 to open drain);Change R111 source power to 5V_S5_G913

6/9 Add R577~R579 for Dis impedance; Add H42,H43 for ME request;Correct AV-IN pin ;

6/10~13 Add U66,F1,F2,R284,C875 for power switch ! ; add R597,R598 for brightness choice from KBC or SB ; Del Q33,Q32 to reduce MOS ; Change RN37 to 0 Ohm;
Bluetooth_EN change to KBC control; Add CIR_DET(R586,R587);DY RN21 for redudant;Change X4 for vender's suggestion;change C34 and C30 for vender's suggestion;
Add TC21 for accoustic noise;add EC105~EC111,Mount ERC7,ERC8,GND5~GND7 for EMI request;

6/14 Del R46,Change R47 to bigger one ,Change C55 to 10U,add C880 --> for 1D2V_S0 power quality

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	HISTORY	
Size	Document Number: MYALL M	Rev: SA
Date: Friday, June 16, 2006	Sheet 59 of 59	