




DDR STD(DDR)





Place these Caps near So-Dimm0.


**Quanta Computer Inc.**


PROJECT : ZE6


Size	Document Number DDRIII SO-DIMM-0	Rev 1A
Date:	Friday, March 11, 2011	Sheet 3 of 35





		Quanta Computer Inc.	
		PROJECT : ZE6	
Size	Document Number	Rev 1B	
Pineview GND			
Date:	Friday, March 11, 2011	Sheet	7 of 35






Quanta Computer Inc.

PROJECT : ZE6

Size	Document Number	Rev
	Tiger Point Sata/Host	1B
Date:	Friday, March 11, 2011	Sheet 9 of 35

<20090601(A1A)_Checklist Rev0.7>
Strap1#/strap2#: signals have weak
internal pull-ups




ICH Boot BIOS select

PCH_GPIO17 (INT PU)	PCH_GPIO48 (INT PU)	Boot BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC (Default)



A16 SWAP Override strap

PCH_A16WP (INT PU)	Low = A16 swap override enabled High = Default
-----------------------	---



IRQ	Description
PIRQA	USB UHCI Controller #1, #4
PIRQB	AC'97 Codec; option for SMBUS
PIRQC	USB UH Controller #3; SATA/IDE Native Mode
PIRQD	USB UHCI Controller #2
PIRQE	Internal LAN; Option for SCI, TCO, HPET#0,1,2
PIRQF	Option for SCI, TCO, HPET#0,1,2
PIRQG	Option for SCI, TCO, HPET#0,1,2
PIRQH	USB EHCI Controller; Option for SCI, TCO, HPET#0,1,2


PCI_GNT#2	Internal PU Should not be PD
-----------	---------------------------------




Quanta Computer Inc.

PROJECT : ZE6


Size	Document Number	Rev 1B
TigerPoint PCI(3/6)		
Date:	Friday, March 11, 2011	Sheet 10 of 35




debug port for google require




RTC(RTC)



Platform Reset



TPT Power OK



ACZ_SDOUT (INT PD)	ACZ_SYNC (INT PD)	Description
0	0	* 4 x 1s
1	0	Reserved
0	1	Reserved
1	1	1 x 4s(1 port/4 lanes)

INTVRMEN	Description
1	Enable internal VccSusi_5 VRM (default)
0	Disable


Quanta Computer Inc.
PROJECT : ZE6

Size Document Number TigerPoint GPIO Rev 1A

Date: Friday, March 11, 2011 Sheet 11 of 35


1. Level 1 environment-related Substances should NEVER be Used.
2. Purchase link, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.


<Layout note>
Place 0402 caps close to ball
Place 0603/0805 caps close to ICH




Tiger Point

1. Level 1 Environment-related Substances Should NEVER be Used.
2. Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.


		Quanta Computer Inc.	
		PROJECT : ZE6	
Size	Document Number	Rev	
		1B	
Date: Friday, March 11, 2011		Sheet 12 of 35	




- 1.Level 1 Environment-related Substances Should NEVER be Used.
- 2.Purchase ink, paint, wire rods, and Molding resins only from the business Partners that Sony approves as Green Partners.

		Quanta Computer Inc.	
		PROJECT : ZE6	
Size	Document Number		Rev
			1B
TigerPoint GND			
Date:	Friday, March 11, 2011	Sheet	13 of 35


<20000724(R2A)>
Change R5 from CS41002MR30 to **HALL SENSOR(HSR)**








LED Panel POWER SWITCH(LDS)



CAMERA POWER(CCD)




LED Panel(LDS)




USB for iPod charge (USB)


Enable USB Charger					
	AC	S3	S4/S5	DC(Battery > Setting%)	DC(Battery < Setting%)
Charge Feature	O	O	O	O	X
Wake Feature	X		X		
Disable USB Charger					
	AC	S3	S4/S5	DC(Battery > Setting%)	DC(Battery < Setting%)
Charge Feature	Δ	X	Δ	X	X
Wake Feature	O		O		



Note.1 Devices can be charged or not should same as other USB ports




USB(USB)









RTS5209






SM Bus 1	Battery
SM Bus 2	CPU thermal sensor


SHBM=0: Enable shared memory with host BIOS



1/13 Confirm by vendor mail :
Disabled ('1') if using FWH device on LPC.
Enabled ('0') if using SPI flash for both system BIOS and EC firmware




```
<20090831(A1A)_EC team suggest>
1.change R7027/R7028 to 1M or 1.5M
2.change PWR/SUS LED's power fr
can reduce pull-high resistor o
```



Winbond	W25Q16CVSSIG	AKE38ZP0NG2
EOB	EN25F40-100HIP	AKE38ZA0Q05
MXIC	MX25L1606EM2I-12G	AKE38FP0ZD1

1/13 Confirm by vendor mail :
If the Southbridge enables 'Long Wait Abort' by default, the flash device should be 50MHz (or faster)




Quanta Computer Inc.


PROJECT : ZE6

Size	Document Number	Rev
	WPCE781 & FLASH	1A
Date:	Friday, March 11, 2011	Sheet 22 of 35


Hole





Power Sequence Connector 30pin (CPU)




1	GND	11	HWPG_1.5V	21	HWPG
2	SSBSON#	12	MAINON	22	VIRON
3	SS_ON	13	+3V	23	VICORE
4	+3V_SS	14	+5V	24	VR_PWRGD_OK410
5	+5V_SS	15	+1.05V	25	HWPG_PWRGD
6	BC_RSRBST#	16	+1.5V	26	BCPWRKOK
7	DNBSWON#	17	HWPG_1.05V	27	TPT_PWRKOK
8	SUSON	18	+1.8V	28	H_PWRGD
9	+3VSSUS	19	VCCGFX	29	PLTRST#
10	+1.5VSSUS	20	HWPG_VCCGFX	30	RESERVE








$$t_{SW} = 16.3\text{pF} \times (R_{TON} + 6.5\text{K})$$
$$f_{sw}=300\text{KHz}$$



[PWM]















POWER	Distribution
VIN	LCD Backlight
VCC_CORE	CPU
+5VPCU	USB Connector
+5V_S5	RTC, TPT
+5V	TPT , CRT , TouchPad , Codec , SATA , FAN , HDMI
+3VPCU	RTC, Hall Sensor, Light Sensor, EC, BIOS
+3V_S5	TPT , LAN , LAN EEPROM , RJ45 LED
+3VSUS	3G
+3V	CLK_GEN, CPU, TPT , LCD , CCD, DMIC, BT, Codec, WLAN/Wimax, Card reader, EC, DDR, HDMI
+1.5VSUS	DDR
+1.8V	CPU, HDMI
+1.5V	CPU, TPT
+0.75V_DDR_VTT	DDR
+SMDDR_VREF	CPU, DDR
+1.05V	CLK_GEN , CPU, TPT
VCCGPX	CPU
+2.5V	HDMI



*Note: EC will sampling SUSB# & SUSC# every 5ms.

ICH SMBUS Table


	CLK GEN	RAM	Mini Card (WLAN)	Mini Card (3G)
(SMB_DATA)/(SMB_CLK) (+3V_S5)	V	V	V	V
Power Plane	+3V	+3V	+3V	+3V_SUS
MOS CKT (Level shift)	Stuff	Stuff	*Reserve	Stuff

*Reserve: There is not SMBUS function in AVL


EC SMBUS Table

	Battery	CPU thermal Sensor	
EC781 SDA1 / SCL1 (+3VPCU)	V		
EC781 SDA2 / SCL2 (+3V)		V	
EC781 SDA3 / SCL3 (+3VPCU)			
Power Plane	+3VPCU	+3V	
MOS CKT (Level shift)	X	X	

SLP_S3#(SUSB#):
Control non-critical power plane when system into S3(Suspend to RAM)/S4(Suspend to Disk)/S5(Soft off).
SLP_S4#(SUSC#):
Control non-critical power plane when system into S4(Suspend to Disk)/S5(Soft off).Used to control DRAM power



Model		CHANGE LIST				MODEL	ZE6	
REV							FROM	To
ZE6 MB	A1	FIRST RELEASED: (PCB:A)					X	1A
	B	Page 2 : add R374 for CLK GEN change version						
		Page 11 : change RTC connector type from SMT to holder.						
		Page 15 : modify TP connector pin define						
		Page 16 : modify audio and mic connector pin define.						
		Page 17 : modify USB charger IC circuit to support or not support charger function.						
		Page 29 : modify 1.8V IC enable signal to HWPG_1.05V						
		20110117 Page 15 : add CPL-CP6 for EMI issue						
		20110117 Page 15 : for EMI issue: change R232,R233,R234,R235,R236,R231,R211 to bead CX5BB121001						
		20110118 Page 27 : for EMI issue: add PC96 ,PC32 and stuff PR48, PC29						
20110118 Page 30 : Thermal temperature setting at 75C, change PR42 from 1.54K/F to 1.3K/F								
B	20110131 Page 14 : add 5V into LCD connector for IVO panel to use.							
1D								
DOC NO.		PROJECT MODEL :		11.6	APPROVED BY:		DATE:	2009/12/05
		PART NUMBER:			DRAWING BY:		REVISION:	1B



Quanta Computer Inc.
PROJECT : ZE6

Size

Document Number

Change list

Date: Friday, March 11, 2011

Rev 1B

Sheet 35 of 35