

# BAP/BXP30

A02 Build

2010.05.22

**INVENTEC**

TITLE  
**BAP/BXP30**

SIZE	CODE	DOC NUMBER	REV
Custom	CS	CS-131	_X01
STREET		1 of	41

# 1. Schematic Page Description :

## BAP30/BXP30 Schematic Ver : X01

- |                             |                            |                         |
|-----------------------------|----------------------------|-------------------------|
| 01. Title                   | 16. Processor(2/3)         | 31. EASY PORT           |
| 02. Schematic Page DESCR    | 17. Processor(3/3)         | 32. Hybrid Switch (1/2) |
| 03. Block Diagram           | 18. PCH_RTC,SATA,PCI-E,CLK | 33. Hybrid Switch (2/2) |
| 04. Power Block Diagram     | 19. PCH_DMI,MISC,LVDS,CRT  | 34. N10x PCIE/ I/O(1/6) |
| 05. Annotations             | 20. PCH_USB, PCI,NVRAM,XDP | 35. N10x Memory(2/6)    |
| 06. Schematic Modify        | 21. PCH Power 1            | 36. N10x Power(3/6)     |
| 07. Timing Diagram          | 22. PCH Power 2            | 37 1.8V/1.05V/NVDD(4/6) |
| 08. PWR_Adaptor in/Charge   | 23. Clock Generator        | 38. DDR3 VRAM           |
| 09. PWR_CPU Core Power      | 24. DDR3 SDRAM SO-DIMM 0/1 | 39. CX20672-11Z         |
| 10. PWR_Graphics Core       | 25. LCD/CAM/DVI PLUG/CRT   | 40. Card reader/ Audio  |
| 11. PWR_DDR PWR             | 26. USB/LID/LED            | 41. POWER SEQUENCE      |
| 12. PWR_1.1VS_VTT/1.1VS     | 27. BCM57760               |                         |
| 13. PWR_5VA/5VLA/3VA/3VLA   | 28. 3G/USIM                |                         |
| 14. PWR_3VS/5VS/1.8VS/5VUSB | 29. HDD/ODD/DAUGHTER CONN  |                         |
| 15. Processor(1/3)          | 30. KBC ITE8502E*          |                         |

# 2. PCI & IRQ & DMA Description :


IDSEL	CHIP	PCIINT	CHIP	Interface	REQ	CHIP
None		None			None	

# 3. USB & PCI-Express & SATA Description :


USB Port	DEVICE	USB Port	DEVICE	PCI-E	DEVICE	SATA	DEVICE
Port 0	System (ESATA)	Port 7	Bluetooth	Port 1	New Card	Port 1	HDD
Port 1	System	Port 8		Port 2	Docking	Port 2	E-SATA
Port 2	System	Port 9	Web Cam	Port 3	Mini Card(WLAN)	Port 4	BAY
Port 3	System	Port 10		Port 4	Mini Card(3G)	Port 5	None
Port 4	CardReader	Port 11	FingerPrint	Port 5	Mini Card(ROBSON)		
Port 5		Port 12		Port 6	Giga-LAN		
Port 6		Port 13	3G				

<b>INVENTEC</b>			
TITLE BAP/BXP30			
schematics page DESCR			
SIZE Custom	CODE CS	DOC NUMBER CS-131	REV X01
SHEET 2	of	41	

# 3. Block Diagram :



# Power Block Diagram :



*For NV GE1*

*For NV GE1*

<b>INVENTEC</b>			
TITLE			
BAP/BXP30			
Power Block Diagram			
SIZE	CODE	DOC NUMBER	REV
Custom	CS	CS-131	XXZ
CHANGE by IEC			DATE Friday, May 21, 2010
SHEET			4 of 47

# 4. Net name Description :

## Voltage Rails

DCIN	Primary DC system power supply
3VLA	3.3V always on power rail by DCIN
5VLA	5.0V always on power rail by DCIN
EC_3VLA	3.3V always on power rail by 5VAUXON
3VA	3.3V always on power rail by LATCH_ON
5VA	5.0V always on power rail by LATCH_ON
-----	
3VM	3.3V power rail by SUSM#
1.05VM	1.05V switched power rail by SUSM#
-----	
1.5V	1.5V switched power rail by SUSC#
1.8V	1.8V power rail by SUSC#
-----	
3VS	3.3V power rail by SUSB#
5VS	5.0V power rail by SUSB#
1.5VS	1.5V power rail by SUSB#
1.05VS	1.05V power rail by SUSB#
PWR_DIMM_VTT	0.75V DDR Termination Voltage by SUSB#
-----	
VGFX_CORE	1.05V power rail for UMA by SUSB#
PEG_1.8VS	1.8V switched power rail for NB9x by SUSB#
PEG_PEX_1.1VS	1.1V switched power rail for NB9x by SUSB#
PEG_NVDD	Variable switched power rail for NB9x by SUSB#
-----	
Vcore_CPU	Core switched power rail for CPU

## Part Naming Conventions









C = Capacitor	Q = Transistor
CN = Connector	R = Resistor
D = Diode	RP = Resistor Pack
F = Fuse	U = Arbitrary Logic Device
L = Inductor	Y = Crystal and Osc

## Name Suffix

# = Active Low signal
NU = No Stuff

# 5. Board Stack up Description

## PCB Layers

Layer 1		Component Side, Microstrip signal Layer
Layer 2		Ground Plane
Layer 3		Stripline Layer
Layer 4		Power Plane
Layer 5		Stripline Layer
Layer 6		Stripline Layer
Layer 7		Ground Plane
Layer 8		Solder Side, Microstrip signal Layer

	Differential Impedance for Microstrip(5-mils)	Differential Impedance for Stripline(4-mils)
Host Clock	95 ohm +/- 20%	100 ohm +/- 20%
PCI-E Clock	95 ohm +/- 20%	100 ohm +/- 20%
DDR2 CLK	70 ohm +/- 20%	70 ohm +/- 20%
DDR2 Strobe	85 ohm +/- 20%	90 ohm +/- 20%
DMI Bus	95 ohm +/- 20%	100 ohm +/- 20%
PCI-E Bus	95 ohm +/- 20%	100 ohm +/- 20%
SDVO	95 ohm +/- 20%	100 ohm +/- 20%
SATA	95 ohm +/- 20%	100 ohm +/- 20%
USB	90 ohm +/- 20%	95 ohm +/- 20%
LVDS		100 ohm +/- 20%
Lan	95 ohm +/- 20%	100 ohm +/- 20%

Power Rail	Destination	Voltage	S0 Current
VCC_CORE	Penryn HFM: LFM:	1.3319V-1.4375V-1.4591V 0.9221V-0.9625V-0.9739V	36A
1.05VS	Penryn: AGTL+ termination Cantiga GM: Core Cantiga GM: PCIE Cantiga GM:Core+IMEL+HSIO Cantiga GM:VCC_GMCH Cantiga GM:VCCA_SM_CK and NCTF Cantiga GM:VCC_DMI Cantiga GM:VCCA_SM Cantiga GM:VTT ICH9M:VCC1_05 ICH9M:DMI ICH9M:CPU_IO	1V-1.05V-1.10V 0.997V-1.05V-1.102V 0.9975V-1.05V-1.1025V 0.9975V-1.05V-1.1025V 0.997V-1.05V-1.102V 0.997V-1.05V-1.102V 0.997V-1.05V-1.102V 0.997V-1.05V-1.102V 0.997V-1.05V-1.102V 0.997V-1.05V-1.102V 0.997V-1.05V-1.102V	4.5A 8.7A 1.78A 2.898A 10.154A 37.95mA 456mA 747.5mA 852mA 1.634A 48mA 2mA
1.5VS	Penryn PLL Cantiga GM: QDAC Cantiga GM: LVDS Cantiga GM: TVDAC Cantiga GM: Various PLLS analog supply Cantiga GM: VCC_SM_CK Cantiga GM: VCC_SM ICH9M:PCIE_ICH ICH9M:SATA_ICH ICH9M:VCC_GLAN Mini Card: Express Card:	1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.71V-1.8V-1.89V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V 1.425V-1.5V-1.575V	130mA 0.5mA 60.31mA 35mA 485mA 149.5mA 3.1625A 646mA 1.342A 80mA 650mA
1.5V	Cantiga GM: DDRIII System Memory	1.425V-1.5V-1.575V	3.1A(800M) 4.1A(1067M)
0.75VDDT_DDRIII	DDRIII Terminator:	0.7125V-0.75V-0.7875V	1.0A
3VS	Cantiga GM: HV CMOS Cantiga GM: VCCS_TV DAC ICH9M:VCC3_3 ICH9M:VCCGLAN3_3 Thermal Sensor: Mini Card: UMTS Express Card: CLK Generator: ICS9LPRS397BKLFT Mini Card: WirelessLan Bluetooth: Super I/O: IT8305E Azalia Codec: ALC262 Azalia MDC:	3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.0V-3.3V-3.6V 3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.0V-3.3V-3.6V 3.135V-3.3V-3.465V 3.0V-3.3V-3.6V	105.3mA 78mA 308mA 1mA 5mA 1.3A 500mA
1.8VS	DVI	3.0V-3.3V-3.6V	120mA
3VA	ICH9M: RTC ICH9M:VCCSUS3_3 ICH9M:VCCCL3_3 ICH9M:VCCLAN3_3 LCD: Lan:82567LM Azalia MDC: Flash ROM: BIOS	2V-3.3V-3.465V 3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.135V-3.3V-3.465V 3.0V-3.3V-3.6V 1.0V and 1.8V 3.0V-3.3V-3.6V	6uA 212mA 73mA 78mA 2A Each 1A
5VS	Cardreader: GL827 Azalia Codec: ALC262 HDD: SATA ODD: SATA Audio AMP: G1432 Inverter: WebCam	3.0V-3.3V-3.6V 3.0V-3.3V-3.6V 4.75V-5.0V-5.25V 4.75V-5.0V-5.25V 4.75V-5.0V-5.25V	Max: 1.5A ; R/W: 460mA ; STDBY: 70mA Max: 1.5A ; R/W: 900mA ; STDBY: 45mA
5VA	USB: x 2 ports USB and ESATA	5VA 5VA	1.5A 2A
5VLA	Control Power		
3VLA	EC: ITE8512E	3.0V-3.3V-3.6V	300mA

**INVENTEC**

TITLE: BAP/BXP30  
Annotations

SIZE	CODE	DOC NUMBER	REV
Custom	CS	CS-131	X01





CHANGE by: IEC DATE: Friday, May 21, 2010 SHEET: 5 of 41

# 6.Schematic modify Item and History :


---

<b>INVENTEC</b>			
TITLE			
<b>BAP/BXP30</b>			
schematics modify			
SIZE	CODE	DOC.NUMBER	REV
Custom	CS	CS-131	X01
STREY		6	of 41

# 8.SYSTEM POWER SEQUENCE :



<b>INVENTEC</b>			
TITLE <b>BAP/BXP30</b>			
Timing Diagram			
SIZE Custom	CODE CS	DOC NUMBER CS-137	REV X01
SHEET	7	of	41



**INVENTEC**

TITLE: Celpalla demo board)  
Adapter: batCharge


SIZE	CODE	DOC NUMBER	REV
Custom	CS	CS-131	X01

CHANGE by: IEC DATE: Monday, May 24, 2010

SHEET 8 of 47









<b>INVENTEC</b>			
TITLE <b>Celpalla demo board)</b>			
VGFX			
SIZE Custom	CODE CS	DOC NUMBER CS-131	REV 10 of 47


CHANGE by IEC DATE Monday, May 24, 2010

SHEET 10 of 47








<b>INVENTEC</b>			
TITLE Celipalla demo board)			
1.1VS_VTT/1.1VS			
SIZE Custom	CODE CS	DOC NUMBER CS-131	REV X01
CHANGE by IEC		DATE Monday, May 24, 2010	12 of 41



Other Trace>12mil



### Temperature Security








**INVENTEC**

TITLE: Celpalla demo board  
5VA/VLA/GVA/GVLA

SIZE	CODE	DOC NUMBER	REV
Custom	CS	CS-131	X01
SHEET		13 of	41







**INVENTEC**


TITLE: **BAP/BXP30**  
Processor(2/4)

SIZE	CODE	DOC NUMBER	REV
Custom	CS	CS-131	X01

CHANGE by: IEC      DATE: Monday, May 24, 2010

16 of 41





Route VCC\_AXP\_SENSE and VSS\_AXP\_SENSE differentially

1.1V VTT RAIL POWER

CPU CORE SUPPLY


POWER CPU VIDS

SENSE VIDS

H\_VTTVID1 = low, 1.1V-----Clarksfield  
H\_VTTVID1 = high, 1.05V-----Abundale


**INVENTEC**  
Celpalla demo board)  
Processor(3/4)






<b>INVENTEC</b>			
<b>BAP/BXP30</b>			
<b>PCH(FDL/DMI/SPM)</b>			
SIZE	CODE	DOC NUMBER	REV
Custom	CS	CS-131	1g
SHEET		41	



Place 150ohm termination resistor close to GMCH



**PCI Pull up**




5/5 mils spacing on microstrip



**BIOS type select**

PCI_GNT#0	PCI_GNT#1	
0	0	LPC
Floating	0	PCI
Floating	Floating	SPI

No stuff - by default  
Stuff - For A16 swap override



**BIOS ID setting**


Project	MB_ID4	MB_ID3	MB_ID2	MB_ID1	MB_ID0
BAP10 (UMA)	1	1	1	1	1
BXP10 (UMA)	1	1	1	1	0
BAP30 (UMA)	1	1	1	0	1
BXP30 (UMA)	1	1	1	0	0
BAD50 (UMA)	1	1	0	1	1
BXD50 (UMA)	1	1	0	1	0
SJM40 (UMA)	1	1	0	0	1
SJM40 (dGPU)	1	1	0	0	0
BAP30 (dGPU)	1	0	1	1	1
BXP30 (dGPU)	1	0	1	1	0
BAD50 (dGPU)	1	0	1	0	1
BXD50 (dGPU)	1	0	1	0	0
SJM40 (dGPU OptLinux)	1	0	0	1	1
BAP30 (dGPU OptLinux)	1	0	0	0	1
BXP30 (dGPU OptLinux)	1	0	0	0	0

**INVENTEC**

FILE: BAP/BXP30 PCH(USB,PCI)

SIZE	CODE	DOCNUMBER	REV
Custom	CS	CS-131	41

SHEET 20 of 41




**INVENTEC**

TITLE: BAP/BXP30  
 PCH Power 1



SIZE	CODE	CS	DOC NUMBER	REV
Custom			CS-131	41

SHEET 1 of 41






FSLC = 0 , 133 MHz -->DEFAULT  
 FSLC = 1, 100 MHz



<b>INVENTEC</b>			
TITLE <b>BAP/BXP30</b> Clock Generator			
SIZE Custom	CODE CS	DOC NUMBER CS-131	REV X01
CHANGE by IEC		DATE Monday, May 24, 2010	23 of 41

# SO-DIMM0




# SO-DIMM1



**NOTE:**  
 IF SA0\_DIMM0=0, SA1\_DIMM0=0  
 SO-DIMM0 SPD ADDRESS IS 02A0  
 SO-DIMM0 TS ADDRESS IS 0X30  
 IF SA0\_DIMM0=1, SA1\_DIMM0=0  
 SO-DIMM0 SPD ADDRESS IS 02A2  
 SO-DIMM0 TS ADDRESS IS 0X32



<b>INVENTEC</b>			
<b>BAP/BXP30</b>			
<b>DDR3 SDRAM SO-DIMM 0/1</b>			
SIZE	CODE	DOC NUMBER	REV
Customer	CS	CS-131	X01
SHEET		24	41






<b>INVENTEC</b>			
TITLE <b>Celpalla demo board)</b> LCD/LID/NVRAM			
SIZE Custom	CODE CS	DOC NUMBER CS-131	REV 1_X01
CHANGE by	IEC	DATE	Monday, May 24, 2010
		25	41






# USB




move to bottom side




# HALL Switch






**REMOTE thermal sensor**  
Place near the hottest spot area under Palm-rest



<b>INVENTEC</b>			
TITLE <b>BAP/BXP30</b>			
HDD/DAUGHTER CONNECTOR			
SIZE Custom	CODE CS	DOC NUMBER CS-131	REV X01
SHEET	26	of	41



A02  
close to lan chip




<b>INVENTEC</b>			
TITLE <b>Celpalla demo board)</b>			
CUSTOM CODE <b>BCM57760</b>			
SIZE	CODE	DOC NUMBER	REV
Custom	CS	CS-131	X01
SHEET		27	of 47


CHANGE by IEC DATE Monday, May 24, 2010

# PCIE Mini Card for 3G

On Chip 5V to 3.3V regulator. No external regulator required  
 On-Chip power MOSFETs for supplying flash media card power.




## SIM CARD slot




<b>INVENTEC</b>			
TITLE <b>BAP/BXP30 WLAN/3G</b>			
SIZE Custom	CODE CS	DOC NUMBER CS-131	REV X01
CHANGE by IEC		DATE Monday, May 24, 2010	28 of 41


# ODD I/F



# HDD I/F




# DMIC CNN





TO USB/WLAN BOARD


# GP + FP CNN.




# Bluetooth CNN.



# TPM CNN




# FOR BXP30 POWER BUTTON BOARD




MB\_ID0 : 1 BAP  
MB\_ID0 : 0 BXP  
6012B0112702










# FOR BAP/BXP30 SW BOARD



<b>INVENTEC</b>			
Celpalla demo board			
USB4(SATA/G-SENSOR)/CON			
SIZE	CODE	DOC NUMBER	REV
Custom	CS	CS-131	X01
SHEET	29	of	41



ON 28P FPC 05513-2641 ACES  
 601280245907



19	IGPU_TMSD_C_TXCP	C637	0.1uF 16V 10% 0402 X5R NU	TMSD TXCP
19	IGPU_TMSD_C_TXCN	C638	0.1uF 16V 10% 0402 X5R NU	TMSD TXCN
19	IGPU_TMSD_C_TXP2	C651	0.1uF 16V 10% 0402 X5R NU	TMSD TXP2
19	IGPU_TMSD_C_TXN2	C653	0.1uF 16V 10% 0402 X5R NU	TMSD TXN2
19	IGPU_TMSD_C_TXP1	C648	0.1uF 16V 10% 0402 X5R NU	TMSD TXP1
19	IGPU_TMSD_C_TXN1	C650	0.1uF 16V 10% 0402 X5R NU	TMSD TXN1
19	IGPU_TMSD_C_TXP0	C643	0.1uF 16V 10% 0402 X5R NU	TMSD TXP0
19	IGPU_TMSD_C_TXN0	C646	0.1uF 16V 10% 0402 X5R NU	TMSD TXN0
19	SDVO_CTRL_DATA	R179	0.5% 1/16W 0402 NU	TMSD DDC DATA
19	SDVO_CTRL_CLK	R178	0.5% 1/16W 0402 NU	TMSD DDC CLK



34	PEG_IFFPC_TXC#	C217	0.1uF 16V 10% 0402 X5R NU	TMSD DVI CLK
34	PEG_IFFPC_TXN#	C205	0.1uF 16V 10% 0402 X5R NU	TMSD DVI CLKs
34	PEG_IFFPC_TXD2#	T 2345	0.1uF 16V 10% 0402 X5R NU	TMSD DVI TX2-
34	PEG_IFFPC_TXD2	C245	0.1uF 16V 10% 0402 X5R NU	TMSD DVI TX2+
34	PEG_IFFPC_TXD1	T 2346	0.1uF 16V 10% 0402 X5R NU	TMSD DVI TX1-
34	PEG_IFFPC_TXD1	T 2343	0.1uF 16V 10% 0402 X5R NU	TMSD DVI TX1+
34	PEG_IFFPC_TXD0#	C239	0.1uF 16V 10% 0402 X5R NU	TMSD DVI TX0-
34	PEG_IFFPC_TXD0	C225	0.1uF 16V 10% 0402 X5R NU	TMSD DVI TX0+

# INVENTEC


TITLE  
BAP31 EASY Board  
EASY CNN

SIZE	CODE	DOCNUMBER	REV
C	CS		X01

### CRT HSYNC/VSYNC SW For Dock



### CRT HSYNC/VSYNC/DDC SW



### CRT R/G/B SW





Signal	During Reset	After Reset	Description
DGPU_PWR_EN#	High	High	0 : dGPU power switch turned on 1 : power switch turned off
DGPU_PWROK			0 : dGPU power is not stable 1 : dGPU power is stable
DGPU_HOLD_RST#	Low	Low	0 : Keep dGPU in reset 1 : Reset is released
DGPU_SELECT#	High	High	0 : Display switch enabled for dGPU 1 : Display switch enabled for iGPU
HPD_INT#			0 : DVI insertion 1 : No DVI insertion
DGPU_PWM_SELECT#		High	0 : PWM switch enabled for dGPU 1 : PWM switch enabled for iGPU
GPU_EDID_SEL#		High	0 : EDID/DDC switch enabled for dGPU 1 : EDID/DDC switch enabled for iGPU

**INVENTEC**  
 TITLE: BAP/BXP30  
 Hybrid Switch (1/2)


SIZE: Custom	CODE: CS	DOC NUMBER: CS-131	REV: X01
SHEET: 32		of 41	



# LVDS SW





# LCD PWM SW



SW Gfx:OPEN  
UMA:Stuff


# LCD DDC SW



# INVENTEC

TITLE			
BAP/BXP30 Hybrid Switch (2/2)			
SIZE	CODE	DOC NUMBER	REV
Custom	CS	CS-131	1_X01
SHEET		33	of 41

**GPU Thermal Sensor**  
Please close GPU side



Physical Trapping Pin	N11M-GE 1 Hynix H5TQ1G63BFR-12C	N11M-GE 1 SAMSUNG K4W1G1646E-HC12	N11M-GE 2 Hynix H5TQ1G63BFR-12C	N11M-GE 2 SAMSUNG K4W1G1646E-HC12
PEG_ROM_SO	10K:pull-down	10K:pull-down	10K:pull-down	10K:pull-down
PEG_ROM_SI	15K:pull-down	20K ohm Pull-Down	15K:pull-down	20K ohm Pull-Down
PEG_ROM_SCLK	15K:pull-Up	15K:pull-Up	15K:pull-Up	15K:pull-Up
PEG_MIOB_STRAP2	30K:pull-down	30K:pull-down	5K:pull-down	5K:pull-down
PEG_MIOB_STRAP1	35K:pull-up	35K:pull-up	35K:pull-up	35K:pull-up
PEG_MIOB_STRAP0	45K:pull-up	45K:pull-up	45K:pull-up	45K:pull-up

Device	Interface	I2C Bus
CRT	DAC A	I2C A
LVDS	LVDS	I2C C
DVI	IFP C	IFPC_AUX

**INVENTEC**  
TITLE: BAP/BXP30  
NIOP PCIE I/O (U5)  
SIZE: Custom  
CODE: CS  
DOC NUMBER: CS-131  
REV: X02



38	PEG_FBA_D0	N32	FBA_D0
38	PEG_FBA_D1	N33	FBA_D1
38	PEG_FBA_D2	N34	FBA_D2
38	PEG_FBA_D3	N35	FBA_D3
38	PEG_FBA_D4	P35	FBA_D4
38	PEG_FBA_D5	P36	FBA_D5
38	PEG_FBA_D6	P37	FBA_D6
38	PEG_FBA_D7	P38	FBA_D7
38	PEG_FBA_D8	K35	FBA_D8
38	PEG_FBA_D9	K34	FBA_D9
38	PEG_FBA_D10	H34	FBA_D10
38	PEG_FBA_D11	G34	FBA_D11
38	PEG_FBA_D12	E34	FBA_D12
38	PEG_FBA_D13	D34	FBA_D13
38	PEG_FBA_D14	C34	FBA_D14
38	PEG_FBA_D15	B34	FBA_D15
38	PEG_FBA_D16	G31	FBA_D16
38	PEG_FBA_D17	G30	FBA_D17
38	PEG_FBA_D18	K30	FBA_D18
38	PEG_FBA_D19	K30	FBA_D19
38	PEG_FBA_D20	K32	FBA_D20
38	PEG_FBA_D21	H30	FBA_D21
38	PEG_FBA_D22	H30	FBA_D22
38	PEG_FBA_D23	K31	FBA_D23
38	PEG_FBA_D24	L31	FBA_D24
38	PEG_FBA_D25	M32	FBA_D25
38	PEG_FBA_D26	M30	FBA_D26
38	PEG_FBA_D27	M30	FBA_D27
38	PEG_FBA_D28	P31	FBA_D28
38	PEG_FBA_D29	R32	FBA_D29
38	PEG_FBA_D30	R30	FBA_D30
38	PEG_FBA_D31	R30	FBA_D31
38	PEG_FBA_D32	AG30	FBA_D32
38	PEG_FBA_D33	AG31	FBA_D33
38	PEG_FBA_D34	AH31	FBA_D34
38	PEG_FBA_D35	AF31	FBA_D35
38	PEG_FBA_D36	AE30	FBA_D36
38	PEG_FBA_D37	AE30	FBA_D37
38	PEG_FBA_D38	AC32	FBA_D38
38	PEG_FBA_D39	AN33	FBA_D39
38	PEG_FBA_D40	AL31	FBA_D40
38	PEG_FBA_D41	AM33	FBA_D41
38	PEG_FBA_D42	AK32	FBA_D42
38	PEG_FBA_D43	AL33	FBA_D43
38	PEG_FBA_D44	AK30	FBA_D44
38	PEG_FBA_D45	AK32	FBA_D45
38	PEG_FBA_D46	AJ30	FBA_D46
38	PEG_FBA_D47	AH33	FBA_D47
38	PEG_FBA_D48	AH33	FBA_D48
38	PEG_FBA_D49	AH35	FBA_D49
38	PEG_FBA_D50	AH34	FBA_D50
38	PEG_FBA_D51	AH32	FBA_D51
38	PEG_FBA_D52	Y33	FBA_D52
38	PEG_FBA_D53	AL35	FBA_D53
38	PEG_FBA_D54	AM34	FBA_D54
38	PEG_FBA_D55	AM35	FBA_D55
38	PEG_FBA_D56	AE33	FBA_D56
38	PEG_FBA_D57	AE32	FBA_D57
38	PEG_FBA_D58	AE34	FBA_D58
38	PEG_FBA_D59	AE35	FBA_D59
38	PEG_FBA_D60	AE33	FBA_D60
38	PEG_FBA_D61	AE33	FBA_D61
38	PEG_FBA_D62	AB32	FBA_D62
38	PEG_FBA_D63	AC35	FBA_D63

38	PEG_FBA_D0M0	P32	FBA_D0M0
38	PEG_FBA_D0M1	H34	FBA_D0M1
38	PEG_FBA_D0M2	J30	FBA_D0M2
38	PEG_FBA_D0M3	P30	FBA_D0M3
38	PEG_FBA_D0M4	AF32	FBA_D0M4
38	PEG_FBA_D0M5	AL32	FBA_D0M5
38	PEG_FBA_D0M6	AL34	FBA_D0M6
38	PEG_FBA_D0M7	AF35	FBA_D0M7




38	PEG_FBA_DQS_WP0	L34	FBA_DQS_WP0
38	PEG_FBA_DQS_WP1	H35	FBA_DQS_WP1
38	PEG_FBA_DQS_WP2	H32	FBA_DQS_WP2
38	PEG_FBA_DQS_WP3	N31	FBA_DQS_WP3
38	PEG_FBA_DQS_WP4	AJ32	FBA_DQS_WP4
38	PEG_FBA_DQS_WP5	AJ34	FBA_DQS_WP5
38	PEG_FBA_DQS_WP6	AC33	FBA_DQS_WP6
38	PEG_FBA_DQS_WP7	AC33	FBA_DQS_WP7

38	PEG_FBA_DQS_RN0	L35	FBA_DQS_RN0
38	PEG_FBA_DQS_RN1	G35	FBA_DQS_RN1
38	PEG_FBA_DQS_RN2	H31	FBA_DQS_RN2
38	PEG_FBA_DQS_RN3	N32	FBA_DQS_RN3
38	PEG_FBA_DQS_RN4	AD32	FBA_DQS_RN4
38	PEG_FBA_DQS_RN5	AJ31	FBA_DQS_RN5
38	PEG_FBA_DQS_RN6	AJ35	FBA_DQS_RN6
38	PEG_FBA_DQS_RN7	AC34	FBA_DQS_RN7

38	PEG_FBA_WCK0	P29	FBA_WCK0
38	PEG_FBA_WCK0#	R29	FBA_WCK0#
38	PEG_FBA_WCK1	W32	FBA_WCK1
38	PEG_FBA_WCK1#	W32	FBA_WCK1#
38	PEG_FBA_WCK2	AG29	FBA_WCK2
38	PEG_FBA_WCK2#	AD29	FBA_WCK2#
38	PEG_FBA_WCK3	AE29	FBA_WCK3
38	PEG_FBA_WCK3#	AE29	FBA_WCK3#




FBA_CMD0	V32	PEG_FBA_CMD0	38
FBA_CMD1	W31	PEG_FBA_CMD1	38
FBA_CMD2	U31	PEG_FBA_CMD2	38
FBA_CMD3	Y32	PEG_FBA_CMD3	38
FBA_CMD4	AB35	PEG_FBA_CMD4	38
FBA_CMD5	AB34	PEG_FBA_CMD5	38
FBA_CMD6	W35	PEG_FBA_CMD6	38
FBA_CMD7	W33	PEG_FBA_CMD7	38
FBA_CMD8	W30	PEG_FBA_CMD8	38
FBA_CMD9	T34	PEG_FBA_CMD9	38
FBA_CMD10	T35	PEG_FBA_CMD10	38
FBA_CMD11	AB31	PEG_FBA_CMD11	38
FBA_CMD12	Y30	PEG_FBA_CMD12	38
FBA_CMD13	Y34	PEG_FBA_CMD13	38
FBA_CMD14	W32	PEG_FBA_CMD14	38
FBA_CMD15	AA30	PEG_FBA_CMD15	38
FBA_CMD16	AA32	PEG_FBA_CMD16	38
FBA_CMD17	U32	PEG_FBA_CMD17	38
FBA_CMD18	Y31	PEG_FBA_CMD18	38
FBA_CMD19	U34	PEG_FBA_CMD19	38
FBA_CMD20	Y35	PEG_FBA_CMD20	38
FBA_CMD21	W34	PEG_FBA_CMD21	38
FBA_CMD22	W34	PEG_FBA_CMD22	38
FBA_CMD23	V30	PEG_FBA_CMD23	38
FBA_CMD24	U30	PEG_FBA_CMD24	38
FBA_CMD25	U35	PEG_FBA_CMD25	38
FBA_CMD26	U33	PEG_FBA_CMD26	38
FBA_CMD27	AB30	PEG_FBA_CMD27	38
FBA_CMD28	AB33	PEG_FBA_CMD28	38
FBA_CMD29	T33	PEG_FBA_CMD29	38
FBA_CMD30	W29	PEG_FBA_CMD30	38
FBA_CLK0	T32	PEG_FBA_CLK0	38
FBA_CLK0#	T31	PEG_FBA_CLK0#	38
FBA_CLK1	AC30	PEG_FBA_CLK1	38
FBA_CLK1#	AC30	PEG_FBA_CLK1#	38




N11M-GE1 BGA 96P NVIDIA  
601980730401

<b>INVENTEC</b>			
TITLE			
BAP/BXP30			
N16P Memory (2/5)			
SIZE	CODE	DOC NUMBER	REV
Custom	CS	CS-131	X02
SIZE	SHEET	35	of 41



**U37E**

AB11	VDD_001	VDD_057	P21
AB13	VDD_002	VDD_058	P23
AB16	VDD_003	VDD_059	P24
AB17	VDD_004	VDD_060	R11
AB19	VDD_005	VDD_061	R13
AB21	VDD_006	VDD_062	R14
AB23	VDD_007	VDD_063	R15
AB25	VDD_008	VDD_064	R16
AC11	VDD_009	VDD_065	R17
AC13	VDD_010	VDD_066	R18
AC14	VDD_011	VDD_067	R19
AC15	VDD_012	VDD_068	R20
AC16	VDD_013	VDD_069	R21
AC18	VDD_014	VDD_070	R22
AC19	VDD_015	VDD_071	R23
AC20	VDD_016	VDD_072	R24
AC21	VDD_017	VDD_073	R25
AC22	VDD_018	VDD_074	T14
AC23	VDD_019	VDD_075	T18
AC24	VDD_020	VDD_076	T19
AC25	VDD_021	VDD_077	T20
AD12	VDD_022	VDD_078	T22
AD14	VDD_023	VDD_079	T24
AD16	VDD_024	VDD_080	V11
AD18	VDD_025	VDD_081	V13
AD19	VDD_026	VDD_082	V15
AD22	VDD_027	VDD_083	V17
AD24	VDD_028	VDD_084	V18
AD25	VDD_029	VDD_085	V21
L11	VDD_030	VDD_086	V22
L12	VDD_031	VDD_087	V23
L13	VDD_032	VDD_088	V25
L14	VDD_033	VDD_089	V26
L15	VDD_034	VDD_090	W11
L16	VDD_035	VDD_091	W12
L17	VDD_036	VDD_092	W13
L18	VDD_037	VDD_093	W14
L19	VDD_038	VDD_094	W15
L20	VDD_039	VDD_095	W16
L21	VDD_040	VDD_096	W19
L22	VDD_041	VDD_097	W20
L23	VDD_042	VDD_098	W21
L24	VDD_043	VDD_099	W22
L25	VDD_044	VDD_100	W23
M12	VDD_045	VDD_101	W24
M14	VDD_046	VDD_102	W25
M16	VDD_047	VDD_103	W26
M18	VDD_048	VDD_104	Y18
M20	VDD_049	VDD_105	Y19
M22	VDD_050	VDD_106	Y20
M24	VDD_051	VDD_107	Y21
P11	VDD_052	VDD_108	Y22
P13	VDD_053	VDD_109	Y23
P15	VDD_054	VDD_110	Y24
P17	VDD_055	VDD_111	Y25
P19	VDD_056		



**U37F**

AA11	GND_1	GND_096	E15
AA12	GND_2	GND_097	E18
AA13	GND_3	GND_098	E24
AA14	GND_4	GND_099	E27
AA16	GND_5	GND_100	E8
AA18	GND_6	GND_101	F2
AA17	GND_7	GND_102	E9
AA19	GND_8	GND_103	F31
AA20	GND_9	GND_104	FS
AA2	GND_10	GND_105	FS4
AA21	GND_11	GND_106	J2
AA22	GND_12	GND_107	J31
AA23	GND_13	GND_108	J34
AA24	GND_14	GND_109	J4
AA25	GND_15	GND_110	J5
AA35	GND_16	GND_111	L18
AA34	GND_17	GND_112	M11
AA5	GND_18	GND_113	M13
AB11	GND_19	GND_114	M15
AB12	GND_20	GND_115	M17
AB18	GND_21	GND_116	M19
AB19	GND_22	GND_117	M2
AB20	GND_23	GND_118	M21
AB21	GND_24	GND_119	M25
AB22	GND_25	GND_120	M34
AC8	GND_26	GND_121	M31
AD11	GND_27	GND_122	M5
AD13	GND_28	GND_123	M5
AD15	GND_29	GND_124	N11
AD17	GND_30	GND_125	N12
AD2	GND_31	GND_126	N13
AD22	GND_32	GND_127	N15
AD23	GND_33	GND_128	N15
AD25	GND_34	GND_129	N16
AD31	GND_35	GND_130	N17
AD34	GND_36	GND_131	N18
AD5	GND_37	GND_132	N18
AE11	GND_38	GND_133	N21
AE12	GND_39	GND_134	N21
AE13	GND_40	GND_135	N22
AE14	GND_41	GND_136	N23
AE15	GND_42	GND_137	N24
AE16	GND_43	GND_138	N25
AE18	GND_44	GND_139	P12
AE19	GND_45	GND_140	P14
AE20	GND_46	GND_141	P20
AE22	GND_47	GND_142	P22
AE24	GND_48	GND_143	P28
AE25	GND_49	GND_144	R2
AE23	GND_50	GND_145	P24
AE24	GND_51	GND_146	R31
AG2	GND_52	GND_147	R2
AG3	GND_53	GND_148	R34
AG31	GND_54	GND_149	R5
AG34	GND_55	GND_150	T11
AG5	GND_56	GND_151	T13
AK2	GND_57	GND_152	T18
AK31	GND_58	GND_153	T17
AK4	GND_59	GND_154	T21
AK5	GND_60	GND_155	T23
AL12	GND_61	GND_156	T23
AL15	GND_62	GND_157	T25
AL18	GND_63	GND_158	U11
AL21	GND_64	GND_159	U12
AL24	GND_65	GND_160	U13
AL27	GND_66	GND_161	U14
AL30	GND_67	GND_162	U15
AL6	GND_68	GND_163	U16
AL9	GND_69	GND_164	U17
AN2	GND_70	GND_165	U19
AN4	GND_71	GND_166	U21
AP12	GND_72	GND_167	U20
AP15	GND_73	GND_168	U22
AP18	GND_74	GND_169	U24
AP21	GND_75	GND_170	U23
AP24	GND_76	GND_171	U24
AP27	GND_77	GND_172	U25
AP3	GND_78	GND_173	V14
AP33	GND_79	GND_174	V18
AP9	GND_80	GND_175	V18
AP8	GND_81	GND_176	V2
B12	GND_82	GND_177	V20
B15	GND_83	GND_178	V20
B21	GND_84	GND_179	V22
B24	GND_85	GND_180	V24
B27	GND_86	GND_181	V5
B3	GND_87	GND_182	V31
B33	GND_88	GND_183	V9
B33	GND_89	GND_184	Y11
BR	GND_90	GND_185	Y17
BR	GND_91	GND_186	Y15
C2	GND_92	GND_187	Y19
C4	GND_93	GND_188	Y21
E12	GND_94	GND_189	Y23
E12	GND_95	GND_190	Y23
AK14	GND_192	GND_191	Y25

**INVENTEC**

Customer: **Celpalla demo board**


Doc Number: **N10P Power (3/5)**

Rev: **02**

SIZE: CS  
CODE: CS-131  
SHEET: 36 of 41

8,9,10,11,12,13,25 DCIN


2A



PEG\_1.5VS@6A

2 Vias


2A



PEG\_1.05VS@36

2 Vias

3A



NVVDD@20A

PEG\_NVVDD

36

PEG\_NVVDD\_SENSE 36

0.5% 1/16W-0402

200-1%-1/16W-0402

0.5% 1/16W-0402

0.5% 1/16W-0402

0.5% 1/16W-0402

0.5% 1/16W-0402

0.5% 1/16W-0402

0.5% 1/16W-0402

0.5% 1/16W-0402

0.5% 1/16W-0402

0.5% 1/16W-0402

0.5% 1/16W-0402

GPIO5	NVVDD	N11M-GE1
0	0.85V	P12xPB-State
1	1.032V	PO-State



**INVENTEC**

FILE: **Celpalla demo board)**

**1.8V/PEX1.1V/NVVDD(5/5)**

SIZE	CODE	DOC NUMBER	REV
Custom	CS	CS-131	X02

CHANGE by: IEC | DATE: Monday, May 24, 2010 | SHEET: 37 of 41



**INVENTEC**  
 (Celpalla demo board)  
 VRAM



SIZE	CODE	DOC NUMBER	REV
Custom	CS	CS-131	X01

CHANGE by IEC DATE Tuesday, May 25, 2010  
 SREY 38 of 41

Note:  
To support Wake-on-Jack, the CODEC VAUX\_3.3 pins must be powered by a Standby supply.

# AUDIO CODEC


10,11,12,14,15,18,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,37,40,41 3VS  
11,15,17,23,28,29,41 1.5VS  
VDD\_IO set signaling level for HDA bus






AVDD 3.3 pin is output of internal LDO. Do NOT connect to external supply.  
30mA@MAX  
Layout Note: Path from +5V to LPWR\_5.0 and RPWR\_5.0 must be very low resistance (<0.1 ohms).  
Place bypass caps very close to device.

## Port Configuration



- Port A: Headphone jack (jack shared with S/PDIF)
- Port B: Internal analog mono mic (stereo option)
- Port C: Microphone jack
- Port G: Internal stereo speakers
- Port J: Optional Internal stereo digital mic
- Port H: S/PDIF (jack shared with headphone)










## SPEAKER



<b>INVENTEC</b>			
TITLE: <b>Celpalla demo board)</b> Audio Codec /AMP			
SIZE: Custom	CODE: CS	DOC NUMBER: CS-131	REV: X01
CHANGE by: IEC	DATE: Monday, May 24, 2010	SHEET: 39	of 41



## 5 in 1 CARDREADER



10,11,12,14,15,16,19,20,21,22,23,24,25,26,27,28,29,30,31,32,33,37,39,41

## INVENTEC


TITLE **BAP/BXP30**

CARD READER/AUDIO BOARD

SIZE CODE DOC NUMBER REV

Custom A03 D:CS:1310R2271201:ALG A03





<b>INVENTEC</b>			
TITLE <b>BAP/BXP30 POWER SEQUENCE</b>			
SIZE Custom	CODE A03	DOC NUMBER 41	REV A03
CHANGE by <CHANGE BY>		DATE Monday, May 24, 2010	