



# Columbia/Tangiz Block Diagram

Project code: 91.4T301.001  
 PCB P/N : 48.4T301.01M  
 REVISION : -1M



<b>SYSTEM DC/DC</b> MAX8744 38	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 (6A) 3D3V_S5 (7A)
<b>SYSTEM DC/DC</b> Max8717 39	
INPUTS	OUTPUTS
DCBATOUT	1D05V_S0 (9.5A) 1D8V_S3 (8.5A)
TPS51100 41	
1D8V_S3	DDR_VREF_S0 (1.5A) DDR_VREF_S3
APL5915 41	
1D8V_S3	1D25V_S0 (2A)
APL531230	
3D3V_S0	2D5V_S0 (300mA)
APW5912 40	
3D3V_S5	1D5V_S3 (7.5A)
<b>ISL CHARGER</b> ISL6255 41	
INPUTS	OUTPUTS
DCBATOUT	CHG_PWR 18V 4.0A UP+5V 5V 100mA
<b>CPU DC/DC</b> MAX8770 35,36	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE_S0 0-1.3V 47A

<Core Design>

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title	<b>BLOCK DIAGRAM</b>	
Size	Document Number	Rev
A3	<b>Columbia/Tangiz</b>	-1M
Date: Thursday, June 07, 2007	Sheet 1 of 45	

# ICH8M Functional Strap Definitions

ICH8-M EDS 21762 2.0V1 page 16

Signal	Usage/When Sampled	Comment
HDA_SDOUF	XOR Chain Entrance/ PCIe Port Config1 bit1, Rising Edge of PWROK	Allows entrance to XOR Chain testing when TP3 pulled low. When TP3 not pulled low at rising edge of PWROK, sets bit1 of RPC.PC(Config Registers: offset 224h)
HDA_SYNC	PCIe config1 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-down. Sets bit0 of RPC.PC(Config Registers:Offset 224h)
GNT2#	PCIe config2 bit0, Rising Edge of PWROK.	This signal has a weak internal pull-up. Sets bit2 of RPC.PC2(Config Registers:Offset 0224h)
GPIO20	Reserved	This signal should not be pulled high.
GNT1#/ GPIO51	ESI Strap (Server Only) Rising Edge of PWROK	ESI compatible mode is for server platforms only. This signal should not be pulled low for desktop and mobile.
GNT3#	Top-Block Swap Override. Rising Edge of PWROK.	Sampled low:Top-Block Swap mode(inverts A16 for all cycles targeting FWH BIOS space). Note: Software will not be able to clear the Top-Swap bit until the system is rebooted without GNT3# being pulled down.
GNT0#/ SPI_CS1#	Boot BIOS Destination Selection. Rising Edge of PWROK.	Controllable via Boot BIOS Destination bit (Config Registers:Offset 3410h:bit 11:10). GNT0# is MSB, 01-SPI, 10-PCI, 11-LPC.
INTVRMEN	Integrated VccSus1_05, VccSus1_5 and VccCL1_5 VRM Enable/Disable. Always sampled.	Enables integrated VccSus1_05, VccSus1_5 and VccCL1_5 VRM's when sampled high
LAN100_SLP	Integrated VccLAN1_05 and VccCL1_05 VRM Enable/Disable. Always sampled.	Enables integrated VccLAN1_05 and VccCL1_05 VRM's when sampled high
SATALED#	PCI Express Lane Reversal. Rising Edge of PWROK.	Signal has weak internal pull-up. Sets bit 27 of MPC_LR(Device 28:Function 0:Offset D8)
SPKR	No Reboot. Rising Edge of PWROK.	If sampled high, the system is strapped to the "No Reboot" mode(ICH8 will disable the TCO Timer system reboot feature). The status is readable via the NO REBOOT bit.
TP3	XOR Chain Entrance. Rising Edge of PWROK.	This signal should not be pull low unless using XOR Chain testing.
GPIO33/ HDA_DOCK _EN#	Flash Descriptor Security Override Strap Rising Edge of PWROK	This signal has a weak internal pull-up. Sampled low:the Flash Descriptor Security will be overridden. If high,the security measures will be in effect.This should only be used in manufacturing environments.

# ICH8M Integrated Pull-up and Pull-down Resistors

ICH8-M EDS 21762 2.0V1

SIGNAL	Resistor Type/Value
HDA_BIT_CLK	PULL-DOWN 20K
HDA_RST#	NONE
HDA_SDIN[3:0]	PULL-DOWN 20K
HDA_SDOUF	PULL-DOWN 20K
HDA_SYNC	PULL-DOWN 20K
GNT[3:0]	PULL-UP 20K
GPIO[20]	PULL-DOWN 20K
LDA[3:0]#/FWH[3:0]#	PULL-UP 20K
LAN_RXD[2:0]	PULL-UP 10K
LDRQ[0]	PULL-UP 20K
LDRQ[1]/GPIO23	PULL-UP 20K
PME#	PULL-UP 20K
PWRBTN#	PULL-UP 20K
SATALED#	PULL-UP 15K
SPI_CS1#	PULL-UP 20K
SPI_CLK	PULL-UP 20K
SPI_MOSI	PULL-UP 20K
SPI_MISO	PULL-UP 20K
TACH_[3:0]	PULL-UP 20K
SPKR	PULL-DOWN 20K
TP[3]	PULL-UP 20K
USB[9:0][P,N]	PULL-DOWN 15K
CL_RST#	PULL-UP 13K

# Crestline Strapping Signals and Configuration

Crestline EDS 20954 1.0  
page 7

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	001 = PSB533 011 = PSB675 010 = PSB800 others = Reserved
CFG[4:3]	Reserved	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG[8:6]	Reserved	
	Low Power PCI Express	0 = Normal mode 1 = Low Power mode (Default)
CFG9	PCI Express Graphics Lane Reversal	0 = Reverse Lanes,15->0,14->1 ect.. 1 = Normal operation(Default):Lane Numbered in order
CFG[11:10]	Reserved	
CFG[13:12]	XOR/ALL Z test straps	00 = Reserved 01 = XOR mode enabled 10 = All Z mode enabled 11 = Normal Operation (Default)
CFG[15:14]	Reserved	Reserved
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG[18:17]	Reserved	
CFG19	DMI Lane Reversal	0 = Normal operation (Default):lane Numbered in order 1 =Reverse Lane,4->0,3->1 ect...
CFG20	SDVO/PCIE Concurrent	0 = Only SDVO or PCIE x1 is operational (Default) 1 =sSDVO and PCIE x1 are operating simultaneously via the PEG port
SDVOCRTL _DATA	SDVO Present	0 = No SDVO Card present (Default) 1 = SDVO Card present

NOTE: All strap signals are sampled with respect to the leading edge of the Crestline GMCH PWROK in signal.

## History

# ICH8M IDE Integrated Series Termination Resistors

DD[15:0], DIOW#, DIOR#, DREQ, DDACK#, IORDY, DA[2:0], DCS1#, DCS3#, IDEIRQ	approximately 33 ohm
--	----------------------

## PCI Routing

page 17

	IDSEL	INT	REQ	GNT
TI7412	AD22	G:CARDBUS B:1394 F:Flash Media G:SD Host	0	0

## PCIE Routing


LANE1	LAN BCM5787M
LANE2	MiniCard WLAN
LANE3	NewCard WLAN

## USB Table

USB	
Pair	Device
0	USB1
1	NC
2	USB2
3	USB4
4	USB3
5	BLUETOOTH
6	WEBCAM
7	FT
8	MINICARD
9	NEW1

UMA

<b>緯創資通</b>		<b>Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title <b>Reference</b>			
Size A3	Document Number		Rev -1M
<b>Columbia/Tangiz</b>			
Date: Thursday, June 07, 2007	Sheet 2 of 45		



UMA:71.09502.A0W=>56pin  
 G72:71.09365.00W=>64pin

U14上56pin時  
 RN22,23,24,26,31,32,33,34改成66.33036.04L

ICS9LPR502HGLFT-GP setting table

PIN NAME	DESCRIPTION
PCI0/CR#_A	Byte 5, bit 7 0 = PCIO enabled (default) 1 = CR#_A enabled. Byte 5, bit 6 controls whether CR#_A controls SRC0 or SRC2 pair Byte 5, bit 6 0 = CR#_A controls SRC0 pair (default), 1 = CR#_A controls SRC2 pair
PCI1/CR#_B	Byte 5, bit 5 0 = PC11 enabled (default) 1 = CR#_B enabled. Byte 5, bit 6 controls whether CR#_B controls SRC1 or SRC4 pair Byte 5, bit 4 0 = CR#_B controls SRC1 pair (default) 1 = CR#_B controls SRC4 pair
PCI2/TME	0 = Overclocking of CPU and SRC Allowed 1 = Overclocking of CPU and SRC NOT allowed
PCI4/SRC5_EN	0 = Pin29 as CPU_STOP#, pin 30 as PCI_STOP#. 1 = Pins29,30 as SRC-5 differential pair.
PCI_F5/ITP_EN	0 = SRC8/SRC8# 1 = ITP/ITP#

RTM875T-605 setting table

PIN NAME	DESCRIPTION
PCI0/CR#_A	Byte 5, bit 7 0 = PCIO enabled (default) 1 = CR#_A enabled. Byte 5, bit 6 controls whether CR#_A controls SRC0 or SRC2 pair Byte 5, bit 6 0 = CR#_A controls SRC0 pair (default), 1 = CR#_A controls SRC2 pair
PCI1/CR#_B	Byte 5, bit 5 0 = PC11 enabled (default) 1 = CR#_B enabled. Byte 5, bit 6 controls whether CR#_B controls SRC1 or SRC4 pair Byte 5, bit 4 0 = CR#_B controls SRC1 pair (default) 1 = CR#_B controls SRC4 pair
PCI2/TME	0 = Overclocking of CPU and SRC Allowed 1 = Overclocking of CPU and SRC NOT allowed
PCI3/SRC-5_EN	0 = Pin29 as CPU_STOP#, pin 30 as PCI_STOP#. 1 = Pins29,30 as SRC-5 differential pair.
PCI4/27M_SEL	0 = Pin17 as SRC-1, Pin18 as SRC-1#, Pin13 as DOT96, Pin14 as DOT96# 1 = Pin17 as 27MHz, Pin 18 as 27MHz_SS, Pin13 as SRC-0, Pin14 as SRC-0#
PCI_F5/ITP_EN	0 = SRC8/SRC8# 1 = ITP/ITP#

SEL2	SEL1	SEL0	CPU	FSB
FSC	FSB	FSA		
1	0	1	100M	X
0	0	1	133M	X
0	1	1	166M	667M
0	1	0	200M	800M

UMA

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


File  
**Clock Generator**

Size Document Number **Columbia/Tangiz** Rev -1M


Date: Thursday, June 07, 2007 Sheet 3 of 45

6 H\_A#[35..3] <<<>>> H\_A#[35..3]

H\_DINV#[3..0] <<<>>> H\_DINV#[3..0] 6  
H\_DSTBN#[3..0] <<<>>> H\_DSTBN#[3..0] 6  
H\_DSTBP#[3..0] <<<>>> H\_DSTBP#[3..0] 6  
H\_D#63..0 <<<>>> H\_D#[63..0] 6



Place testpoint on H\_IERR# with a GND 0.1" away



6 H\_DSTBN#0  
6 H\_DSTBP#0  
6 H\_DINV#0


6 H\_ADSTB#1 <<<>>>  
16 H\_A00M# <<<>>>  
16 H\_FERR# <<<>>>  
16 H\_IGNNE# <<<>>>  
16 H\_STPCLK# <<<>>>  
16 H\_INTR <<<>>>  
16 H\_NMI <<<>>>  
16 H\_SMI# <<<>>>

TPAD30 TP19 RSVD CPU 1 M4  
TPAD30 TP18 RSVD CPU 2 N5  
TPAD30 TP17 RSVD CPU 3 T2  
TPAD30 TP16 RSVD CPU 4 V3  
TPAD30 TP24 RSVD CPU 5 B2  
TPAD30 TP30 RSVD CPU 6 C3  
TPAD30 TP22 RSVD CPU 7 D2  
TPAD30 TP26 RSVD CPU 8 D22  
TPAD30 TP25 RSVD CPU 9 D3  
TPAD30 TP21 RSVD CPU 10 F6  
TPAD30 TP27 RSVD CPU 11 B1

PM\_THRMTRIP# should connect to ICH8 and MCH without T-ling (No stub)

Layout Note: "CPU\_GTLREF0" 0.5" max length.


6 H\_DSTBN#1  
6 H\_DSTBP#1  
6 H\_DINV#1




3.7 CPU\_SEL0 <<<>>> B22  
3.7 CPU\_SEL1 <<<>>> B23  
3.7 CPU\_SEL2 <<<>>> C21

Net "TEST4" as short as possible, make sure "TEST4" routing is reference to GND and away other noisy signals

Layout Note: Comp0, 2 connect with Zo=27.4 ohm, make trace length shorter than 0.5". Comp1, 3 connect with Zo=55 ohm, make trace length shorter than 0.5".



All place within 2" to CPU



UMA

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


File \_\_\_\_\_

Size \_\_\_\_\_ Document Number \_\_\_\_\_ Rev \_\_\_\_\_

**CPU (1 of 2)**

**Columbia/Tangiz**

Date: Thursday, June 07, 2007 Sheet 4 of 45




**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File		<b>CPU (2 of 2)</b>	
Size	Document Number	<b>Columbia/Tangiz</b>	
Date: Thursday, June 07, 2007	Sheet 5 of 45	Rev	-1M

H\_SWING routing Trace width and Spacing use 10 / 20 mil


H\_SWING Resistors and Capacitors close MCH 500 mil ( MAX )



H\_SCOMP and H\_SCOMP# Resistors and Capacitors close MCH 500 mil ( MAX )






H\_RCOMP routing Trace width and Spacing use 10 / 20 mil



Place them near to the chip ( < 0.5" )

H\_REF Decoupling Crestline close Crestline 100 mil





12 M\_A\_DQ[63.0] <<< M\_A\_DQ[63.0]

U48D 4 OF 10

M A D00	AR43	SA_D00
M A D01	AW44	SA_D01
M A D02	BA45	SA_D02
M A D03	AY46	SA_D03
M A D04	AR45	SA_D04
M A D05	AR45	SA_D05
M A D06	AT42	SA_D06
M A D07	BF45	SA_D07
M A D08	AW47	SA_D08
M A D09	BF48	SA_D09
M A DQ10	BG47	SA_DQ10
M A DQ11	BJ45	SA_DQ11
M A DQ12	BF47	SA_DQ12
M A DQ13	BG50	SA_DQ13
M A DQ14	BH49	SA_DQ14
M A DQ15	BE45	SA_DQ15
M A DQ16	AW43	SA_DQ16
M A DQ17	BE44	SA_DQ17
M A DQ18	BG42	SA_DQ18
M A DQ19	BE40	SA_DQ19
M A DQ20	BF44	SA_DQ20
M A DQ21	BH45	SA_DQ21
M A DQ22	BG49	SA_DQ22
M A DQ23	BF40	SA_DQ23
M A DQ24	AR40	SA_DQ24
M A DQ25	AW40	SA_DQ25
M A DQ26	AT39	SA_DQ26
M A DQ27	AV38	SA_DQ27
M A DQ28	AW41	SA_DQ28
M A DQ29	AV41	SA_DQ29
M A DQ30	AV38	SA_DQ30
M A DQ31	AT38	SA_DQ31
M A DQ32	AV13	SA_DQ32
M A DQ33	AT13	SA_DQ33
M A DQ34	AW11	SA_DQ34
M A DQ35	AV11	SA_DQ35
M A DQ36	AU15	SA_DQ36
M A DQ37	AT11	SA_DQ37
M A DQ38	BA13	SA_DQ38
M A DQ39	BA11	SA_DQ39
M A DQ40	BE10	SA_DQ40
M A DQ41	BD10	SA_DQ41
M A DQ42	BD8	SA_DQ42
M A DQ43	AY9	SA_DQ43
M A DQ44	BG10	SA_DQ44
M A DQ45	AW9	SA_DQ45
M A DQ46	BD7	SA_DQ46
M A DQ47	BB9	SA_DQ47
M A DQ48	BB5	SA_DQ48
M A DQ49	AY7	SA_DQ49
M A DQ50	AT5	SA_DQ50
M A DQ51	AT7	SA_DQ51
M A DQ52	AY6	SA_DQ52
M A DQ53	BB7	SA_DQ53
M A DQ54	AR5	SA_DQ54
M A DQ55	AR8	SA_DQ55
M A DQ56	AR9	SA_DQ56
M A DQ57	AN3	SA_DQ57
M A DQ58	AM8	SA_DQ58
M A DQ59	AN10	SA_DQ59
M A DQ60	AT9	SA_DQ60
M A DQ61	AN9	SA_DQ61
M A DQ62	AM9	SA_DQ62
M A DQ63	AN11	SA_DQ63

DDR SYSTEM MEMORY A

SA_BS0	BB19	M A DM1	>>> M_A_DM#1 12,13
SA_BS1	BK19	M A DM1	>>> M_A_DM#1 12,13
SA_BS2	BF29	M A DM1	>>> M_A_DM#1 12,13
	BL17	M A DM7.0	>>> M_A_DM#7.0 12
SA_DM0	AT45	M A DM0	>>> M_A_DM#0 12
SA_DM1	BD44	M A DM2	>>> M_A_DM#2 12
SA_DM2	BD42	M A DM2	>>> M_A_DM#2 12
SA_DM3	AW38	M A DM3	>>> M_A_DM#3 12
SA_DM4	AW13	M A DM4	>>> M_A_DM#4 12
SA_DM5	BG8	M A DM5	>>> M_A_DM#5 12
SA_DM6	AY5	M A DM6	>>> M_A_DM#6 12
SA_DM7	AN6	M A DM7	>>> M_A_DM#7 12
SA_DQS0	AT46	M A DQS0	>>> M_A_DQS#0 12
SA_DQS1	BE48	M A DQS1	>>> M_A_DQS#1 12
SA_DQS2	BB43	M A DQS2	>>> M_A_DQS#2 12
SA_DQS3	BC37	M A DQS3	>>> M_A_DQS#3 12
SA_DQS4	BB16	M A DQS4	>>> M_A_DQS#4 12
SA_DQS5	BH6	M A DQS5	>>> M_A_DQS#5 12
SA_DQS6	BB2	M A DQS6	>>> M_A_DQS#6 12
SA_DQS7	AP2	M A DQS7	>>> M_A_DQS#7 12
SA_DQS8	AT47	M A DQS8	>>> M_A_DQS#8 12
SA_DQS9	BD47	M A DQS9	>>> M_A_DQS#9 12
SA_DQS10	BC41	M A DQS10	>>> M_A_DQS#10 12
SA_DQS11	BA37	M A DQS11	>>> M_A_DQS#11 12
SA_DQS12	BA16	M A DQS12	>>> M_A_DQS#12 12
SA_DQS13	BH7	M A DQS13	>>> M_A_DQS#13 12
SA_DQS14	BC1	M A DQS14	>>> M_A_DQS#14 12
SA_DQS15	AP2	M A DQS15	>>> M_A_DQS#15 12
SA_MA0	BJ19	M A A0	>>> M_A_A#0 12,13
SA_MA1	BD20	M A A1	>>> M_A_A#1 12,13
SA_MA2	BK27	M A A2	>>> M_A_A#2 12,13
SA_MA3	BH28	M A A3	>>> M_A_A#3 12,13
SA_MA4	BL24	M A A4	>>> M_A_A#4 12,13
SA_MA5	BK28	M A A5	>>> M_A_A#5 12,13
SA_MA6	BJ27	M A A6	>>> M_A_A#6 12,13
SA_MA7	BJ25	M A A7	>>> M_A_A#7 12,13
SA_MA8	BL28	M A A8	>>> M_A_A#8 12,13
SA_MA9	BA28	M A A9	>>> M_A_A#9 12,13
SA_MA10	BC19	M A A10	>>> M_A_A#10 12,13
SA_MA11	BE28	M A A11	>>> M_A_A#11 12,13
SA_MA12	BG30	M A A12	>>> M_A_A#12 12,13
SA_MA13	BL16	M A A13	>>> M_A_A#13 12,13
SA_MA14	BJ29	M A A14	>>> M_A_A#14 12,13
SA_RAS#	BE18	SA RCVEN#	>>> M_A_RAS# 12,13
SA_RCVEN#	AY20	TPAD30	>>> M_A_WE# 12,13
SA_WE#	BA19	TPAD30	>>> M_A_WE# 12,13

Place Test PAD Near to Chip as could as possible



CRESTLINE-GP-U

12 M\_B\_DQ[63.0] <<< M\_B\_DQ[63.0]

U48E 5 OF 10

M B D00	AP49	SB_D00
M B D01	AR51	SB_D01
M B D02	AV50	SB_D02
M B D03	AW51	SB_D03
M B D04	AN51	SB_D04
M B D05	AN50	SB_D05
M B D06	AV49	SB_D06
M B D07	AV50	SB_D07
M B D08	BA50	SB_D08
M B D09	BB50	SB_D09
M B DQ10	BA49	SB_DQ10
M B DQ11	BE50	SB_DQ11
M B DQ12	BA51	SB_DQ12
M B DQ13	AY49	SB_DQ13
M B DQ14	BF50	SB_DQ14
M B DQ15	BF49	SB_DQ15
M B DQ16	BJ50	SB_DQ16
M B DQ17	BJ44	SB_DQ17
M B DQ18	BJ43	SB_DQ18
M B DQ19	BL43	SB_DQ19
M B DQ20	BK47	SB_DQ20
M B DQ21	BK49	SB_DQ21
M B DQ22	BK43	SB_DQ22
M B DQ23	BK42	SB_DQ23
M B DQ24	BJ41	SB_DQ24
M B DQ25	BL41	SB_DQ25
M B DQ26	BJ31	SB_DQ26
M B DQ27	BJ36	SB_DQ27
M B DQ28	BK41	SB_DQ28
M B DQ29	BJ40	SB_DQ29
M B DQ30	BL35	SB_DQ30
M B DQ31	BK37	SB_DQ31
M B DQ32	BK13	SB_DQ32
M B DQ33	BE11	SB_DQ33
M B DQ34	BK11	SB_DQ34
M B DQ35	BC11	SB_DQ35
M B DQ36	BC19	SB_DQ36
M B DQ37	BE12	SB_DQ37
M B DQ38	BC12	SB_DQ38
M B DQ39	BG12	SB_DQ39
M B DQ40	BJ10	SB_DQ40
M B DQ41	BL9	SB_DQ41
M B DQ42	BK6	SB_DQ42
M B DQ43	BL5	SB_DQ43
M B DQ44	BK9	SB_DQ44
M B DQ45	BK10	SB_DQ45
M B DQ46	BJ8	SB_DQ46
M B DQ47	BJ6	SB_DQ47
M B DQ48	BF4	SB_DQ48
M B DQ49	BH5	SB_DQ49
M B DQ50	BG1	SB_DQ50
M B DQ51	BC2	SB_DQ51
M B DQ52	BK3	SB_DQ52
M B DQ53	BE4	SB_DQ53
M B DQ54	BD3	SB_DQ54
M B DQ55	BJ2	SB_DQ55
M B DQ56	BA3	SB_DQ56
M B DQ57	BB3	SB_DQ57
M B DQ58	AR1	SB_DQ58
M B DQ59	AT3	SB_DQ59
M B DQ60	AY2	SB_DQ60
M B DQ61	AY3	SB_DQ61
M B DQ62	AU2	SB_DQ62
M B DQ63	AT2	SB_DQ63

DDR SYSTEM MEMORY B

SB_BS0	AY17	M B BS#0 12,13
SB_BS1	BG18	M B BS#1 12,13
SB_BS2	BG36	M B BS#2 12,13
	BE17	M_B_CAS# 12,13
SB_DM0	AR50	M B DM0
SB_DM1	BQ49	M B DM1
SB_DM2	BK45	M B DM2
SB_DM3	BL39	M B DM3
SB_DM4	BH12	M B DM4
SB_DM5	BJ7	M B DM5
SB_DM6	BE3	M B DM6
SB_DM7	AW2	M B DM7
SB_DQS0	AT50	M B DQS0
SB_DQS1	BD50	M B DQS1
SB_DQS2	BK46	M B DQS2
SB_DQS3	BK39	M B DQS3
SB_DQS4	BJ12	M B DQS4
SB_DQS5	BL7	M B DQS5
SB_DQS6	BE2	M B DQS6
SB_DQS7	AV2	M B DQS7
SB_DQS8	AU50	M B DQS#0
SB_DQS9	BC50	M B DQS#1
SB_DQS10	BL45	M B DQS#2
SB_DQS11	BK38	M B DQS#3
SB_DQS12	BK12	M B DQS#4
SB_DQS13	BK7	M B DQS#5
SB_DQS14	BF2	M B DQS#6
SB_DQS15	AV3	M B DQS#7
SB_MA0	BC18	M B A0
SB_MA1	BG28	M B A1
SB_MA2	BG25	M B A2
SB_MA3	AW17	M B A3
SB_MA4	BE25	M B A4
SB_MA5	BE25	M B A5
SB_MA6	BA29	M B A6
SB_MA7	BC28	M B A7
SB_MA8	BD37	M B A8
SB_MA9	BG17	M B A9
SB_MA10	AY28	M B A10
SB_MA11	BE37	M B A11
SB_MA12	BA39	M B A12
SB_MA13	BG13	M B A13
SB_MA14	BE24	M B A14
SB_RAS#	AV16	M_B_RAS# 12,13
SB_RCVEN#	AY18	SB RCVEN#
SB_WE#	BC17	M_B_WE# 12,13

Place Test PAD Near to Chip as could as possible




CRESTLINE-GP-U

緯創資通 Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


File	GMCH (3 of 6)		Rev
Size	Document Number	Columbia/Tangiz	-1
Date	Thursday, June 07, 2007	Sheet 8 of	45



VCC\_NCTF + VCC=1573mA




POWER




VCC SM

VCC GFX


VCC SM LF




CRESTLINE-GP-U




VCC\_AXG\_NCTF + VCC\_AXG=7700mA




SB:DIS remove 0 ohm on C129,C210,C158,C161




FOR VCC CORE AND VCC NCTF





FOR VCC CORE




FOR VCC AXM NCTF AND VCC AXM



VCC\_AXM\_NCTF + VCC\_AXM=540mA




POWER



CRESTLINE-GP-U

緯創資通 Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: GMCH (4 of 6)  
 Size: Document Number: Columbia/Tangiz Rev: -1M  
 Date: Thursday, June 07, 2007 Sheet 9 of 45



**緯創資通**      **Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

<b>GMCH (5 of 6)</b>		
File	Document Number	Rev
<b>Columbia/Tangiz</b>		-1M
Date: Thursday, June 07, 2007	Sheet 10 of 45	

A13	VSS	AW24
A15	VSS	AW29
A17	VSS	AW32
A24	VSS	AW5
AA21	VSS	AW7
AA24	VSS	AY10
AA29	VSS	AY24
AB20	VSS	AY37
AB23	VSS	AY42
AB26	VSS	AY43
AB28	VSS	AY45
AB31	VSS	AY47
AC10	VSS	AY50
AC13	VSS	B10
AC3	VSS	B20
AC39	VSS	B24
AC43	VSS	B29
AC47	VSS	B30
AD1	VSS	B35
AD21	VSS	B38
AD26	VSS	B43
AD29	VSS	B46
AD3	VSS	B5
AD41	VSS	B8
AD45	VSS	BA1
AD49	VSS	BA17
AD5	VSS	BA18
AD50	VSS	BA2
ADR	VSS	BA24
AE10	VSS	BB12
AE14	VSS	BB25
AE6	VSS	BB40
AF20	VSS	BB44
AF23	VSS	BB49
AF24	VSS	BB8
AF31	VSS	BC16
AG2	VSS	BC24
AG38	VSS	BC25
AG43	VSS	BC36
AG47	VSS	BC40
AG50	VSS	BC51
AH3	VSS	BD13
AH40	VSS	BD2
AH41	VSS	BD28
AH7	VSS	BD45
AH9	VSS	BD48
AH11	VSS	BD5
AH13	VSS	BE1
AJ21	VSS	BE19
AJ24	VSS	BE23
AJ29	VSS	BE30
AJ32	VSS	BE42
AJ43	VSS	BE51
AJ45	VSS	BE8
AJ49	VSS	BF12
AK20	VSS	BF16
AK21	VSS	BF36
AK26	VSS	BG19
AK28	VSS	BG2
AK31	VSS	BG24
AK51	VSS	BG25
AL1	VSS	BG39
AM11	VSS	BG48
AM13	VSS	BG5
AM3	VSS	BG51
AM4	VSS	BH17
AM41	VSS	BH30
AM45	VSS	BH44
AN1	VSS	BH46
AN38	VSS	BH8
AN39	VSS	BI11
AN43	VSS	BI13
AN5	VSS	BI38
AN7	VSS	BI4
AP4	VSS	BI42
AP48	VSS	BI46
AP50	VSS	BK15
AR11	VSS	BK17
AR2	VSS	BK25
AR39	VSS	BK29
AR44	VSS	BK36
AR47	VSS	BK40
AR7	VSS	BK44
AT10	VSS	BK6
AT14	VSS	BK8
AT41	VSS	TL11
AT49	VSS	BL13
AU1	VSS	BL19
AU23	VSS	BL22
AU29	VSS	BL37
AU3	VSS	BL47
AU36	VSS	C12
AU49	VSS	C16
AU51	VSS	C19
AV39	VSS	C28
AV48	VSS	C29
AW1	VSS	C33
AW12	VSS	C36
AW16	VSS	C41

CRESTLINE-GP-U



C46	VSS	W11
C60	VSS	W39
C7	VSS	W43
D37	VSS	W47
D4	VSS	W5
D42	VSS	W7
D3	VSS	Y13
D32	VSS	Y2
D39	VSS	Y41
D45	VSS	Y45
D49	VSS	Y49
E10	VSS	Y5
E16	VSS	Y50
E24	VSS	Y11
E28	VSS	P29
E32	VSS	T29
E47	VSS	T31
F19	VSS	T33
F36	VSS	R28
F4	VSS	
F40	VSS	
F50	VSS	
F61	VSS	
G13	VSS	AA32
G19	VSS	AB32
G24	VSS	AD32
G28	VSS	AF28
G29	VSS	AF29
G33	VSS	AT27
G42	VSS	AV25
G45	VSS	H50
G48	VSS	
G8	VSS	
H24	VSS	
H28	VSS	
H4	VSS	
H45	VSS	
J11	VSS	
J16	VSS	
J2	VSS	
J24	VSS	
J28	VSS	
J33	VSS	
J35	VSS	
J39	VSS	
K12	VSS	
K47	VSS	
K8	VSS	
L1	VSS	
L17	VSS	
L20	VSS	
L24	VSS	
L28	VSS	
L3	VSS	
L33	VSS	
L49	VSS	
M28	VSS	
M42	VSS	
M46	VSS	
M49	VSS	
M5	VSS	
M50	VSS	
M9	VSS	
N11	VSS	
N14	VSS	
N17	VSS	
N29	VSS	
N32	VSS	
N36	VSS	
N39	VSS	
N44	VSS	
N49	VSS	
N7	VSS	
P19	VSS	
P2	VSS	
P23	VSS	
P3	VSS	
P50	VSS	
R49	VSS	
T39	VSS	
T43	VSS	
TL11	VSS	
U41	VSS	
U45	VSS	
U50	VSS	
V2	VSS	
V3	VSS	


VSS

CRESTLINE-GP-U



**緯創資通** **Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.



Title		
<b>GMCH (6 of 6)</b>		
Size	Document Number	Rev
		<b>-1M</b>
Date: Thursday, June 07, 2007		Sheet 11 of 45



NORMAL TYPE

DDR2-200P-22-GP-U1  
62.10017.A61  
High 9.2mm


Place near DM2



NORMAL TYPE

SKT-SODIMM2002U3GP  
62.10017.661  
High 5.2mm

Place near DM1



<b>緯創資通 Wistron Corporation</b>	
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichu, Taipei Hsien 221, Taiwan, R.O.C.	
Title: <b>DDR2 Socket</b>	
Size: _____	Document Number: _____
<b>Columbia/Tangiz</b>	
Date: Thursday, June 07, 2007	Rev: <b>-1M</b>
Sheet 12 of 45	






# CRT I/F & CONNECTOR


Layout Note:  
Place these resistors  
close to the CRT-out  
connector

Ferrite bead impedance: 10 ohm@100MHz




For DIS  
C420---->78.15034.1FL  
C413, C409---->78.18034.1FL


Layout Note:  
\* Must be a ground return path between this ground and the ground on the VGA connector.  
Pi-filter & 150 Ohm pull-down resistors should be as close as to CRT CONN. RGB will hit 75 Ohm first, pi-filter, then CRT CONN.




## Hsync & Vsync level shift



## DDC\_CLK & DATA level shift



## TV CONN




緯創資通 **Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **CRT/TV Connector**



Size: Document Number **Columbia/Tangiz** Rev: -1

Date: Thursday, June 07, 2007 Sheet 15 of 45



**RTC circuitry**



GLAN\_COMP place within 500 mil of ICH8M



Place within 500 mils of ICH8 ball  
Change to 24.9 1% ohm when use SATA HD



Layout Note: R133 needs to be placed within 2" of ICH7, R334 must be placed within 2" of R169 w/o stub.

integratedVccSus1_05,VccSus1_5,VccCl1_5	
INTVRMEN	High=Enable Low=Disable
integratedVccLan1_05VccCl1_05	
LAN100_SLP	High=Enable Low=Disable

UMA

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.






**ICH8-M (1 of 4)**

Columbia/Tangiz

Date: Thursday, June 07, 2007 Sheet 16 of 45






25,26 PCI\_AD[31:0] <<<



**No Reboot Strap**

SPKR LOW = Default  
High = No Reboot



**BOOT BIOS Strap**


PCI_GNT#0	SPI_CS#1	BOOT BIOS Location
0	1	SPT
1	0	BCT
1	1	LPC (Default)

**A16 swap override strap**

PCI\_GNT#3 low = A16 swap override enable  
high = default

**USB**

Pair	Device
0	USB1
1	NC
2	USB2
3	USB4
4	USB3
5	BLUETOOTH
6	WEBCAM
7	FT
8	MINICARD
9	NEW1




**Wistron Corporation**  
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

**ICH8-M (2 of 4)**

**Columbia/Tangiz**

Date: Thursday, June 07, 2007



Sheet 17 of 45



\*Within a given well, 5VREF needs to be up before the corresponding 3.3V rail


Layout Note: PCI decoupling

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>ICH8-M (3 of 4)</b>			
File	Document Number	<b>Columbia/Tangiz</b>	
Size		-1	
Date: Thursday, June 07, 2007	Sheet 18 of 45		



<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
File			
<b>ICH8-M (4 of 4)</b>			
Size	Document Number	Rev	
<b>Columbia/Tanqiz</b>		-1	
Date: Thursday, June 07, 2007		Sheet 19 of 45	




TEMP.	Digital Output Data Bits			
	Sign	MSB	LSB	EXT
+127.875	0	111	1111	111
+126.375	0	111	1110	011
+25.5	0	001	1001	100
+1.75	0	000	0001	110
+0.5	0	000	0000	100
+0.125	0	000	0000	001
-0.125	1	111	1111	111
-1.125	1	111	1110	111
-25.5	1	110	0110	100
-55.25	1	100	1000	110
-65.000	1	011	1111	000





**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

<b>Title Thermal/Fan Controller</b>		
Size	Document Number	Rev
<b>Columbia/Tangiz</b>		-1M
Date: Thursday, June 07, 2007		Sheet 20 of 45

# SATA HD Connector





# ODD Connector





bom1



<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Title HDD and CDROM</b>	
Size	Document Number
<b>Columbia/Tangiz</b>	
Date: Thursday, June 07, 2007	Rev -1M



### BLUETOOTH MODULE



### MDC 1.5 CONN



bom1

<b>緯創資通 Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>USB / MDC / BLUETOOTH</b>	
Size	Document Number
<b>Columbia/Tangiz</b>	
Date: Thursday, June 07, 2007	Sheet 22 of 45



Rev -1M



Voltage Rail	4401E	5789	5787
VDDIO_PCI	3D3V_LAN_S5	3D3V_S0	Don't Care
VDDC	1D8V_LAN_S5	1D2V_LAN_S5	
VDDIO	3D3V_LAN_S5	3D3V_LAN_S5	
VESD	3D3V_LAN_S5	3D3V_S0	Don't Care
VDDP	Don't Care	2D5V_S5	
3D3V_2D5V_S5	3D3V_S5	2D5V_S5	
1D8V_1D2V_S5	1D8V_LAN_S5	1D2V_S5	

### GIGA Lan Transformer

## LAN Connector



LAN Link: Green(A3), behavior is the same for 10/100/1000 bits


LAN Data: Yellow(B2), when LAN is transferring data.

1. route on bottom as differential pairs.
2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3. No vias, No 90 degree bends.
4. pairs must be equal lengths.
5. 6mil trace width, 12mil separation.
6. 36mil between pairs and any other trace.
7. Must not cross ground moat, except RJ-45 moat.

RJ11 signal must leave the other signal or power plane 100mil.

DOC\_TIP, DOC\_RING, TIP, RING:  
W/S : 10/100 @ Surface layers  
10/20 @ Inner layers

10/100 LAN Transformer	RJ45 PIN
TD+ --> TX+	RJ45-1
TD- --> TX-	RJ45-2
RD+ --> RX+	RJ45-3
RD- --> RX-	RJ45-6




Wistron Corporation  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
Taipei Hsien 221, Taiwan, R.O.C.

**LAN Connector**

Size A3 Document Number Columbia/Tangiz Rev -1M

Date: Thursday, June 07, 2007 Sheet 24 of 45







# TI PCI7412

\* All 1394 signals must be routed on top side only  
 \* Differential pairs of each ports should have equal trace length  
 \* Stubs must be keep as short as possible

Bypass/Decoupling Capacitors  
 Should be places as close to  
 PCI7412 as possible



<Variant Name>

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

File: **TI PCI7412 (1 of 2)**

Size: Document Number: Columbia/Tangiz Rev: -1M


Date: Thursday, June 07, 2007 Sheet 25 of 45





NV SMBus  
A(pin143&145) : VGA (CRT) / DOCK  
B(pin218&220) : DVI  
C(pin208&210) : HDMI / TPI / LVDS

Put near graphic connector




<-Core Design>

<b>緯創資通</b>		<b>Wistron Corporation</b>	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Graphic MXM CONN</b>			
File	Document Number		Rev
Size	Date: Thursday, June 07 2007		-1M
A3	Sheet 28 of 45		
<b>Columbia/Tangiz</b>			


# Mini Card Connector

SB




## NEWCARD Connector

Reserve the symbol for bottom side connector




62.10024.881


SB





62.10043.461



SB








Place near MINIC1



bom1

<b>緯創資通 Wistron Corporation</b>	
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>MINI CARD / NEW CARD</b>	
Size	Document Number
<b>Columbia/Tangiz</b>	
Date: Thursday, June 07, 2007	Sheet 29 of 45



<Variant Name>

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Heichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title AZALIA CODEC - ALC268	
Size	Document Number Columbia/Tangiz
Date: Thursday, June 07, 2007	Sheet 30 of 45


# AUDIO OP AMPLIFIER

R,L 1.5W Speaker  
 mount R274,R281  
 R269->63.36334.1DL  
 R268->63.33334.1DL

R,L 1W Speaker  
 mount R280,R281  
 R269->63.15334.1DL  
 R268->63.12334.1DL






R,L 1.2W Speaker  
 mount R280,R281  
 R269->63.10334.1DL  
 R268->63.68234.1DL

KBC\_MUTE\_GPIO8









bom1



**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

**BUTTONS/KB/TOUCHPAD**


File: \_\_\_\_\_  
Size: \_\_\_\_\_ Document Number: \_\_\_\_\_ Rev: -1M  
Date: Thursday, June 07, 2007 Sheet 33 of 45



# Aux Power 3D3V\_AUX\_S5




# Run Power




UMA		
<b>緯創資通 Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
<b>Title RUN POWER and 3D3V_AUX_S5</b>		
Size	Document Number	Rev
	<b>Columbia/Tangiz</b>	-1M
Date: Thursday, June 07, 2007	Sheet 35 of 45	


**CPU\_CORE  
MAX8770**




**MAX8717  
1D8V/1D05V**




**0D9V\_S0**




**1D25V\_S0**




**MAX8744  
5V/3D3V**




**2D5V\_S0**



**1D5V\_S0**




**Charger ISL6255**



<Variant Name>

<b>緯創資通 Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Power Block Diagram</b>	
Size A3	Document Number
<b>Columbia/Tangiz</b>	
Date: Thursday, June 07, 2007	Sheet 36 of 45



**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

<b>VCC CORE 2</b>		
Title	Document Number	Rev
Size A3	<b>Columbia/Tangiz</b>	<b>-1M</b>
Date: Thursday, June 07, 2007	Sheet 37	of 45

Circuit and components value need change

**-1**  
 DCBATOUT  
 Id=1.3A  
 Qg=10-14nC  
 Rdson=9.4~1.2mohm

**-1**  
 DCBATOUT  
 Id=14.5A  
 Qg=25-35nC  
 Rdson=5.9~7.25mohm


**-1**  
 DCBATOUT  
 Id=1.3A  
 Qg=10-14nC  
 Rdson=9.4~1.2mohm

**-1**  
 DCBATOUT  
 Id=14.5A  
 Qg=25-35nC  
 Rdson=5.9~7.25mohm

**-1**  
 DCBATOUT  
 PANASONIC  
 330uF / 2V / V size  
 ESR=6mohm / Iripple=3.7A

**1D25V\_S0**

**-1**  
 DCBATOUT



TC19/TC20-->-1 留TC19

TC21/TC22-->-1 留TC22

Nippon  
Chemi-Con  
Al Cap.  
6D3V, F61  
ESR=10mohm.

Nippon  
Chemi-Con  
Al Cap.  
6D3V, F61  
ESR=10mohm.

Imax=6A  
OCP=12A

Imax=6A  
OCP=11A

CYNTREC 2.2uH  
Idc=8A 6\*6  
DCR=18mOhm

CYNTREC 4.7uH  
Idc=5.5A 6\*6  
DCR=37mOhm

AOS Id=9.3A Qg=9.8nC  
Rdson=19.6~24mohm

AOS Id=9.2A Qg=9-12nC  
Rdson=17.4~22mohm

KEMET 220uF 6.3V  
ESR=25mOhm  
Iripple=2.4A

KEMET 220uF 6.3V  
ESR=25mOhm  
Iripple=2.4A

2006/09/05 MODIFIED

UMA


<b>緯創資通 Wistron Corporation</b>	
21F, 8B, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title <b>5V/3D3V</b>	
Size A3	Document Number <b>Columbia/Tangiz</b>
Date: Thursday, June 07, 2007	Sheet 38 of 45

FEL  
LDO5 500K  
REF 300K  
GND 200K

Frequency select


TC15/TC16-->-1 留TC15

TC17/TC18-->-1 留TC17



1D05V Iomax=12A  
OCP>19A

1D8V Iomax=9.5A  
OCP>17A




$V_{out} = (1 + R_a/R_b) * 1$

Panasonic 330uF  
2.5V ESR=15mOhm  
Iripple=3.1A

Nippon  
Chemi-Con  
Al Cap.  
390uF/2D5V  
ESR=10mohm


SKIP  
VCC=Force PWM  
REF=Low noise  
GND=Pulse Skipping

Adjust the current limit threshold from R14, R15



$V_{ILIM} = 0.5V - 2.0V$

Output Current =  
 $ILIM / 10 / LDCR - dl/2$



FSET  
GND f = 200KHz  
REF f = 300KHz  
VCC f = 500KHz




UMA

**緯創資通 Wistron Corporation**  
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **MAX8717 1D8V 1D05V**


Size: A3 Document Number: **Columbia/Tangiz** Rev: **-1M**

Date: Thursday, June 07, 2007 Sheet: 39 of 45







**0D9V\_S3**  
**Iomax=1.2A**




**2D5V**  
**Iomax=130mA**



**1D25V\_S0**  
**Iomax=2.0A**



UMA	
<b>緯創資通 Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>Title</b> 1D25V/2D5V//1D05V/0D9V	
Size B	Document Number
<b>Columbia/Tangiz</b>	
Date: Thursday, June 07, 2007	Sheet 41 of 45
<b>Rev -1M</b>	



ACSET Threshold 1.27V typ.  
 ACSET > 1.29V Max. --> AC  
 DETECT

Cell voltage	ISL6255_4D2V/#4D35V	ISL6255_4D1V/#4D35V
4.10V/cell	L	H
4.20V/cell	H	L
4.35V/cell	L	L

ISOURCE\_MAX = (((ACLIM/VREF)\*0.05+0.05)/Rsense)  
 Adaptor is 90W/19V : I\_LIMIT = 4.02A ( 85% )

CELLS	Operate Mode
VDD	4S
GND	3S
Float	2S

85W/19V 4.47A AC adapter  
 When AC adapter  
 Current = 4.47A  
 R\_sense = 20m Ohm  
 the ICM Voltage = 19.22x4.47x0.02 = 1.78

ADT_DIFF	
L	90W
H	65W


緯創資通 Wistron Corporation  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **CHARGER ISL6225**


Size: 43 Document Number: **Columbia/Tangiz** Rev: **-1M**

Date: Thursday, June 07, 2007 Sheet: 42 of 45

### Adaptor in to generate DCBATOUT






### BATTERY CONNECTOR











<Variant Name>

		<b>Wistron Corporation</b> 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
<b>AD/BATT CONN</b>		
Size	Document Number	Rev
A3	<b>Columbia/Tanqiz</b>	-1M
Date: Thursday, June 07, 2007	Sheet 43 of 45	



<Variant Name>

<b>緯創資通 Wistron Corporation</b>	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
<b>DVI CONNECTOR</b>	
Size A3	Document Number <b>Columbia/Tangiz</b>
Date: Thursday, June 07, 2007	Sheet 44 of 45
Rev <b>-1M</b>	



bom1

**緯創資通 Wistron Corporation**  
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,  
 Taipei Hsien 221, Taiwan, R.O.C.

File  
**EMI/Spring/Boss**  
 Size Document Number Rev  
**Columbia/Tangiz** -1M  
 Date: Thursday, June 07, 2007 Sheet 45 of 45