


AG1(Alviso) Block Diagram 2005/11/01

Project Code:91.4G301.001
PCB:05223-01



CPU DC/DC ISL6218CV-T 34	
INPUTS	OUTPUTS
DCBATOUT	VCC_CORE 0.844~1.3V 27A

SYSTEM DC/DC TPS51120 35	
INPUTS	OUTPUTS
DCBATOUT	3D3V_S5 5V_S5
APL5912-LAC APL5308-25AC 36	
INPUTS	OUTPUTS
5V_S5	1D5V_S0
3D3V_S0	2D5V_S0

SYSTEM DC/DC ISL6227 37	
INPUTS	OUTPUTS
DCBATOUT	5V_S5 3D3V_S3
TPS51100DGQ 37	
INPUTS	OUTPUTS
5V_S5	DDR_VREF DDR_VREF_S3

CHARGER ISL6255 38	
INPUTS	OUTPUTS
DCBATOUT	BT+ 16.8V 3A

PCB Layer Stackup

- L1: Signal 1
- L2: VCC
- L3: Signal 2
- L4: Signal 3
- L5: GND
- L6: Signal 4

<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **BLOCK DIAGRAM**

Size	Document Number	Rev
Custom	AG1(Alviso)	01

Date: Tuesday, November 01, 2005 Sheet 1 of 40

Alviso Strapping Signals and Configuration

page 7

Pin Name	Strap Description	Configuration
CFG[2:0]	FSB Frequency Select	000 = Reserved 001 = FSB533 010 = FSB800 011-111 = Reversed
CFG[3:4]	Reversed	
CFG5	DMI x2 Select	0 = DMI x2 1 = DMI x4 (Default)
CFG6	DDR I / DDR II	0 = DDR II 1 = DDR I
CFG7	CPU Strap	0 = Prescott 1 = Dothan (Default)
CFG[8:11]	Reversed	
CFG[12:13]	XOR/ALL Z test straps	00 = Reserved 01 = XOR mode enabled 10 = All Z mode enabled 11 = Normal Operation (Default)
CFG[14:15]	Reversed	
CFG16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
CFG17	Reversed	
CFG18	CPU core VCC Select	0 = 1.05V (Default) 1 = 1.5V
CFG19	CPU VTT Select	0 = 1.05V (Default) 1 = 1.2V
CFG20	Reversed	
SDVOCRTL_DATA	SDVO Present	0 = No SDVO device present (Default) 1 = SDVO device present

NOTE: All strap signals are sampled with respect to the leading edge of the Alviso GMCH FWORX In signal.

PCI Routing

	IDSEL	IRQ	REQ/GNT
1410	25	B.F.G	0
MiniPCI	21	F	1
LAN	23	E	2

ICH6-M Integrated Pull-up and Pull-down Resistors

ICH6-M EDS 14308 0.8V1




ACZ_BIT_CLK, DPRSLP#, EE_DIN, EE_DOUT, GNT[5]#/GPO[17], GNT[6]#/GPO[16], LDRQ[1]/GPI[41], LAD[3:0]#/FB[3:0]#, LDRQ[0], PME#, PWRBTN#, TP[3]	ICH6 internal 20K pull-ups
LAN_RXD[2:0]	ICH6 internal 10K pull-ups
ACZ_RST#, ACZ_SDIN[2:0], ACZ_SYNC, ACZ_SDOUT, ACZ_BITCLK, DPRSLPVR, SPKR, EE_CS,	ICH6 internal 20K pull-downs
USB[7:0][P,N]	ICH6 internal 15K pull-downs
DD[7], SDDREQ	ICH6 internal 11.5K pull-downs
LAN_CLK	ICH6 internal 100K pull-downs

ICH6-M IDE Integrated Series Termination Resistors



DD[15:0], DIOW#, DIOR#, DREQ, DDACK#, IORDY, DA[2:0], DCS1#, DCS3#, IDEIRQ	approximately 33 ohm
--	----------------------

<Core Design>





緯創資通		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Memo			
Size A3	Document Number AG1(Alviso)	Rev 01	
Date: Tuesday, November 01, 2005		Sheet 2	of 40



IN (3D3V_S0)	EN (6218_PGOOD)	OUT (VTT_PWRGD#)
H	L	H
X	H	Hi - Z



FS_C	FS_B	FS_A	CPU
0	0	0	266M
0	0	1	133M
0	1	0	200M
0	1	1	166M
1	0	0	333M
1	0	1	100M
1	1	0	400M
1	1	1	Reserved




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **Clock Generator - IDT125**

Size: A3 Document Number: **AG1(Alviso)** Rev: **01**

Date: Friday, October 28, 2005 Sheet 3 of 40





All place within 2" to CPU

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **CPU (1 of 2)**


Size: A3 Document Number: **AG1(Alviso)** Rev: **01**


Date: Monday, October 31, 2005 Sheet: 4 of 40



Layout Note:
VCCSENSE and VSSSENSE lines should be of equal length.


Layout Note:
Provide a test point (with no stub) to connect a differential probe between VCCSENSE and VSSSENSE at the location where the 54.9ohm resistors terminate the 55 ohm transmission line.






Place them near to the chip

4 H_D#[63..0]








U38A



71.0GMCH.08U

<Core Design>

緯創資通 Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title GMCH (1 of 5)	
Size A3	Document Number AG1(Alviso)
Date: Tuesday, October 25, 2005	Rev 01
Sheet 6	of 40




<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **GMCH (2 of 5)**

Size	Document Number	Rev
Custom	AG1(Aviso)	01
Date:	Tuesday, October 25, 2005	Sheet 7 of 40



71.0GMCH.08U



71.0GMCH.08U


<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title: **GMCH (3 of 5)**

Size A3 Document Number **AG1(Alviso)** Rev **01**

Date: Monday, October 17, 2005 Sheet 8 of 40



Route ASSATV8G gnd from GMCH to decoupling cap ground lead and then connect to the gnd plane

Route ASSA3GBG gnd from GMCH to decoupling cap ground lead and then connect to the gnd plane


VCC 1D05_S0 for low speed graphic clock. 1D5V_S0 for high speed clock. default use 1D05V_S0

Layout Notes: VSSA_CRTDAC Route caps within 250mil of Alviso. Route FB within 3° of Alviso.



Route VSSA_CRTDAC gnd from GMCH to decoupling cap ground lead and then connect to the gnd plane.

<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.




Place these Hi-Freq decoupling caps near GMCH



Place these Hi-Freq decoupling caps near GMCH





NORMAL TYPE

NORMAL TYPE

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

DDR Socket 221


File: **AG1(Alviso)**

Size: Document Number **01** Rev
 Custom

Date: Tuesday, October 25, 2005 Sheet 11 of 40


PARALLEL TERMINATION

put decap near power(0.9V) and pull-up resistor




Decoupling Capacitor


Put decap near power(0.9V) and pull-up resistor




<Core Design>

 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
DDR2 Termination Resistor	
Size A3	Document Number AG1(Alviso)
Date: Tuesday, October 25, 2005	Sheet 12 of 40


LED



LCD/INVERTER/CCD CONN




LED BD CONN



Pin	Symbol
1	5V
2	USB-
3	USB+
4	GND
5	GND



Pin	Symbol
1	Vin
2	Vin
3	PWM
4	BLON
5	GND
6	GND

Pin	Symbol
1	5V_S0
2	PWRBTN#
3	PROGRAM#
4	EBUTTON#
5	INTERNET#
6	MAIL#
7	KCOL19
8	MAIL_LED#
9	STDBY_LED#
10	PWRLED#
11	GND
12	GND



TOP VIEW

LCD




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title		
LCD CONN & LED		
Size	Document Number	Rev
A3	AG1(Alviso)	01
Date: Friday, October 28, 2005		Sheet 13 of 40

CRT CONNECTOR




Ferrite bead impedance: 75ohm@100MHz




Hsync & Vsync level shift



DDC_CLK & DATA level shift




ESD Protection Diode



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien Z21, Taiwan, R.O.C.

Title CRT Connector		
Size	Document Number	Rev
Custom	AG1(Alviso)	01
Date: Friday, October 28, 2005	Sheet 14	of 40




<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **ICH6-M (1 of 4)**

Size A3 Document Number **AG1(Alviso)** Rev **01**

Date: Thursday, October 27, 2005 Sheet 15 of 40



Layout Note:
PCI AC coupling caps
need to be within 250 mils of the driver.

Layout Note:
PCI AC coupling caps
need to be within 250 mils of the driver.

Place within 500 mils of ICH

Place within 500 mils of ICH

ICH6-M Strapping Options


REF	FUNCTION	DEFAULT	OPTIONAL OVERRIDE
R7F9	No Reboot	NO_STUFF	STUFF
R7F8	A16 Swap Override	NO_STUFF	STUFF
R7F7	Boot BIOS	NO_STUFF	STUFF

<Core Design



緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Layout Note:
Place above caps within
100 mils of ICH near F27, P27, AB27

Layout Note:
Place near pin AA19






*Within a given well, SVREF needs to be up before the corresponding 3.3V rail



<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title			ICH6-M (3 of 4)		
Size	Document Number		Rev		
A3	AG1(Alviso)				01
Date:	Monday, October 31, 2005	Sheet	17	of	40



Q94 & Q95 connect SMLINK and SMBUS in S) for SMBus 2.0 compliance

F27	VSS	F4
Y6	VSS	F22
Y27	VSS	F19
Y26	VSS	F17
Y23	VSS	F25
W7	VSS	F19
W25	VSS	E18
W24	VSS	F15
W23	VSS	F14
W1	VSS	D7
V4	VSS	D20
V27	VSS	D18
V26	VSS	VSS
V23	VSS	D14
U25	VSS	D13
U24	VSS	D10
U23	VSS	D1
U18	VSS	C4
U13	VSS	C22
I7	VSS	C20
T27	VSS	C18
T26	VSS	C14
T23	VSS	VSS
T16	VSS	B25
T16	VSS	B24
T15	VSS	B23
T14	VSS	VSS
T13	VSS	B21
T12	VSS	B19
T1	VSS	B15
T1	VSS	B13
R4	VSS	AG7
R25	VSS	AG3
R24	VSS	AG22
R23	VSS	AG20
R17	VSS	AG17
R16	VSS	AG14
R15	VSS	AG12
R14	VSS	AG1
R13	VSS	AF7
R12	VSS	AF3
R11	VSS	AF26
P22	VSS	AF12
P16	VSS	AF10
P15	VSS	AF1
P14	VSS	AE7
P13	VSS	AE6
P12	VSS	AE25
N7	VSS	AE21
N17	VSS	AE2
N16	VSS	VSS
N15	VSS	AE12
N14	VSS	AE11
N14	VSS	AE10
N13	VSS	AD6
N12	VSS	AD24
N11	VSS	AD2
N1	VSS	AD18
M4	VSS	AD15
M27	VSS	AD10
M26	VSS	AD1
M23	VSS	VSS
M16	VSS	AC6
M16	VSS	AC3
M15	VSS	VSS
M14	VSS	AC24
M13	VSS	VSS
M12	VSS	AC22
I25	VSS	AC12
I24	VSS	AC10
I23	VSS	VSS
I15	VSS	AB9
I13	VSS	VSS
K7	VSS	AB2
K7	VSS	AB19
K27	VSS	AB10
K26	VSS	AB1
K23	VSS	VSS
K1	VSS	AA16
J4	VSS	AA13
J25	VSS	AA11
J24	VSS	AG
J23	VSS	A7
H27	VSS	VSS
H26	VSS	VSS
H23	VSS	A26
G9	VSS	VSS
G7	VSS	A21
G21	VSS	A18
G12	VSS	A15
G1	VSS	A12
VSS	VSS	A1


<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.


Title: **ICH6-M (4 of 4)**

Size A3	Document Number	Rev
	AG1(Alviso)	01

Date: Tuesday, October 25, 2005 Sheet 18 of 40




AG1-910-01





Setting T8 as
100 Degree

$$V_DEGREE = (((\text{Degree}-72) * 0.02) + 0.34) * VCC$$




DXP1:108 Degree
DXP2:H/W Setting
DXP3:88 Degree

Place near chip as close as possible



***Layout* 15 mil**




2nd source: 20.F0736.003

System接第二組, VGA接第三組


<Core Design>

<p>緯創資通 Wistron Corporation</p> <p>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</p>		
<p>file Thermal/Fan Controller</p>		
Size Custom	Document Number	Rev
	AG1(Alviso)	01
<p>Date: Thursday, October 27, 2005 Sheet 19 of 40</p>		

HDD Connector







CD-ROM Connector




<Core Design>


USB PORT



BLUETOOTH MODULE




MDC 1.5 CONNECTOR




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title		
USB / MDC / BLUETOOTH		
Size	Document Number	Rev
A3	AG1(Alviso)	01
Date: Friday, October 28, 2005	Sheet 21 of 40	




16,24,28 PCI_C/BE#[3..0]K<<—
 16,24,28 PCI_AD[31..0]K<<—



**EEPROM LED OPTION USE '01'
 (DEFINED IN SPECT)
 => LED0 : ACT
 => LED1 : LINK
 (BOTH 10/100 AND GIGA CHIP)**



**GIGALAN: RTL8110SBL
 10/100 LAN: RTL8100C**





<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.


Title: **RTL8100CL**

Size: A3 Document Number: **AG1(Alviso)** Rev: **01**

Date: Tuesday, October 25, 2005 Sheet: 22 of 40




10/100M Lan Transformer




1. route on bottom as differential pairs.
2. Tx+/Tx- are pairs. Rx+/Rx- are pairs.
3. No vias, No 90 degree bends.
4. pairs must be equal lengths.
5. 6mil trace width, 12mil separation.
6. 36mil between pairs and any other trace.
7. Must not cross ground moat, except RJ-45 moat.

LAN Connector





2nd source: 20.D0196.102









B2 : YELLOW
A1 : ORANGE
A3 : GREEN

<Core Design>

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
LAN CONN		
Size	Document Number	Rev
A3	AG1(Alviso)	01
Date: Saturday, October 29, 2005		
Sheet 23		of 40



CBB D[0..15] 25
 CBB A[0..25] 25



<Core Design>


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **CardBus_ENE CB1410**

Size: A3 Document Number: **AG1(Alviso)** Rev: **01**



Date: Tuesday, November 01, 2005 Sheet 24 of 40

PCMCIA Socket




Cardbus I/F

- ≡≡≡ CBB_D[0..15] 24
- ≡≡≡ CBB_A[0..25] 24
- ≡≡≡ CBB_IORD# 24
- ≡≡≡ CBB_IOWR# 24
- ≡≡≡ CBB_OE# 24
- ≡≡≡ CBB_WE# 24
- ≡≡≡ CBB_REG# 24
- ≡≡≡ CBB_RDY 24
- ≡≡≡ CBB_WP 24
- ≡≡≡ CBB_RESET 24
- ≡≡≡ CBB_WAIT# 24
- ≡≡≡ CBB_INPACK# 24
- ≡≡≡ CBB_CE1# 24
- ≡≡≡ CBB_CE2# 24
- ≡≡≡ CBB_BVD1# 24
- ≡≡≡ CBB_BVD2# 24
- ≡≡≡ CBB_VS1# 24
- ≡≡≡ CBB_VS2# 24



Power switch




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title		PCMCA
Size	Document Number	Rev
A3	AG1(Alviso)	01
Date: Tuesday, October 25, 2005		Sheet 25 of 40



ALC655 AC97 AUDIO CODEC



EPSON
FA-365 20PF
50PPM

POWER GENERATE




Layout
20 mil





<Core Design>




Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
AC'97 CODEC - ALC655	
Size A3	Document Number AG1(Alviso)
Date: Tuesday, November 01, 2005	Sheet 26 of 40

16,22,24 PCI_AD[31..0]









KCOL[1..16] 30
KROW[1..8] 30



KB Matrix

KB3910

X-bus ROM



Place near K/B Connector (TOP side)


A4 for the internal pull-up resistors on XIOCS[F:0] pins==>High=enable, Low=Disable
 A4 for DMRP==>High=Disable, Low=Enable
 A5 for EMWB==>High=Enable, Low=Disable
 GPIO05 for clock test mode==>High=test Mode, Low=32KHz clock in normal running(Recommended)
 GPIO06 for DPLL test mode==> High=Test Mode, Low=Normal operation(Recommended)

-Core Design-


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **KBC ENE**
 Size: Custom
 Document Number: **AG1(Alviso)**
 Date: Thursday, October 27, 2005 Sheet 29 of 40



LAUNCH BD CONN




Cover Up Switch





TOUCH PAD



Internal KeyBoard CONN



EMI Bypass cap.



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **BUTTONS / KB / TOUCHPAD**

Size: A3, Document Number: **AG1-910**, Rev: **01**


Date: Tuesday, November 01, 2005, Sheet: 30 of 40

>>> KBC_D[0..7] 29

29 KBCBIOS_WE#
29 KBCBIOS_RD#
29 KBCBIOS_CS#

29 KBC_D0
29 KBC_D1
29 KBC_D2
29 KBC_D3
29 KBC_D4
29 KBC_D5
29 KBC_D6
29 KBC_D7


29 A0
29 A1
29 A2
29 A3
29 A4
29 A5
29 A6
29 A7



(SOCKET) 62.10002.032 - (IC)72.39040.H03 IN DIP, SMT


ROM SIZE MAX. 512KBYTE

PLCC32 Socket P/N:
SSKT3262.10002.032
SSKT32 62.10005.032



Keyboard matrix (from vendor)

	US	Jap	Eur	Other
Low Bit MATRIXID1#	1	1	0	0
High Bit MATRIXID2#	1	0	1	0



Board ID

Planar ID(2,1,0)
SA:
SB:
-1 :

<Core Design>


緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **BIOS ROM**


Size A3	Document Number AG1-910	Rev 01
------------	-----------------------------------	------------------

Date: Tuesday, November 01, 2005 Sheet 31 of 40

Run Power




PWRGD for NB and SB



PWRGD to Turn on CPU_Core_Power






Aux Power


3D3V_AUX_S5



緯創資通 Wistron Corporation
21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File		
RUN POWER and 3D3V AUX S5		
Size	Document Number	Rev
A3	AG1-910	01
Date:	Tuesday, October 25, 2005	Sheet 32 of 40








IMVP IV
 Load Line Slope :3mR
 25A*3mV/A => 75mV
 Idroop = 75mV / 6.04K = 12.4uA


$12.4\mu A / 0.87 / 0.5 = 28.54\mu A$
 $R_{ds(on)} * I_o = I_{sen} * R_{sen}$
 $(5m / 2) * 25A = 28.54\mu A * R_{sen}$
 $R33 = 2.18K \sim 2.15K$

1. U12,U14:A04422 84.04422.037
 U13,U15:A04430 84.04430.B37
 R100:3K83R2F
 2. U12,U14:IRF7413 84.07413.037
 U13,U15:IRF7832-U 84.07832.037
 R100:2K43R2F



$$V_{out} = 1V * (R1 + R2) / R2$$

	GND	VREF2	FLOAT	V5FILT
SKIPSEL	AUTOSKIP	AUTOSKIP / FAULTS OFF	PWM	PWM
COMP	N/A	N/A	CURRENT MODE	D-Cap MODE
TONSEL	380k/CH1 590k/CH2	290k/CH1 440k/CH2	220k/CH1 330k/CH2	180k/CH1 280k/CH2
VFB1	N/A	not use	ADJ.	5V Fixed Output
VFB2	N/A	not use	ADJ.	3.3V Fixed Output
EN1, EN2	witcher OFF	not use	Switchchr ON	Switcher ON
EN3, EN5	LDO OFF	not use	LDO ON	VREG3 on



For TPS51120, Vout=5V

- If you use a 6.8uH inductor, the minimum ESR is 70m ohm.
- If you use a 4.7uH inductor, the minimum ESR is 48m ohm.
- If you use a 3.3uH inductor, the minimum ESR is 34m ohm.

Vout=3.3V

- If you use a 4.7uH inductor, the minimum ESR is 51m ohm.
- If you use a 3.3uH inductor, the minimum ESR is 36m ohm.
- If you use a 2.5uH inductor, the minimum ESR is 27m ohm.



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

File: **TPS51120 3D3V 5V**
AG1(Alviso)




Size A3 Document Number: **AG1(Alviso)** Rev **01**

Date: Friday, October 28, 2005 Sheet 35 of 40







<Core Design>

Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title 1D5V/2D5V(LDO)		
Size A3	Document Number AG1(Alviso)	Rev 01
Date: Monday, October 31, 2005 Sheet 36 of 40		



0D9V

OCP
7.8A=>R169=151K
9.0A=>R169=133K



1D8V / 6A , OCP>7.8A

1D05V / 6A
OCP>7.8A

79.2271V.20L
ESR=15mohm
Tripple=2.7A


<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **1D8V/1D05V/0D9V**

Size: A3 Document Number: **AG1(Alviso)** Rev: **01**

Date: Thursday, October 27, 2005 Sheet: 37 of 40



ACSET Threshold 1.27V typ.
 ACSET > 1.29V Max. --> AC
 DETECT

ICHG : 3S2P = 3.0A/
 3S1P = 1.4A
 IPRE_CHG = 400mA

ISOURCE_MAX = (((ACLIM/VREF)*0.05+0.05)/Rsense)
 Adaptor is 65W/19V : I_LIMIT = 2.9A (85%)

CELLS	Operate Mode
VDD	4S
GND	3S
Float	2S

VADJ	Cell voltage
VREF	4.41V/cell
Float	4.20V/cell
GND	3.99V/cell

<Core Design>


緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title: **CHARGER ISL6225**


Size A3 Document Number: **AG1(Alviso)** Rev **01**

Date: Tuesday, November 01, 2005 Sheet 38 of 40

Adaptor in to generate DCBATOUT



BATTERY CONNECTOR





<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title: **AD/BATT CONN**

Size: A3	Document Number: AG1(Alviso)	Rev: 01
Date: Tuesday, November 01, 2005		Sheet 39 of 40



<Core Design>

緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	EMI
Size A3	Document Number AG1(Alviso)
Date: Wednesday, November 02, 2005	Sheet 40 of 40
	Rev 01