


# A3 BLOCK DIAGRAM

## FILE LIST

01

- 01\_BLOCK DIAGRAM
- 02\_POWER DIAGRAM
- 03\_CPU-BANIAS(HOST)
- 04\_CPU-BANIAS(PWR)
- 05\_THERMAL
- 06\_NB-MCHM(DDR)
- 07\_NB-MCHM(HOST)
- 08\_NB-MCHM(VGA)
- 09\_NB-MCHM(PWR)
- 10\_DUAL DDR SODIMM
- 11\_DDR TERMINATION
- 12\_LVDS & BACKLIGHT
- 13\_CRT CONNECTOR
- 14\_ICH4-M(HUB\_PCI)
- 15\_ICH4-M(H\_U\_IDE\_PM)
- 16\_ICH4-M(PWR)
- 17\_ICH4-M\_PULLUP
- 18\_CLOCK-ICS950815
- 19\_LAN-RTL8100CL
- 20\_MINIPCI
- 21\_CB1394-R5C593(1)
- 22\_CB1394-R5C593(2)
- 23\_PCMCIA SOCKET
- 24\_IDE-HD
- 25\_IDE-ODD
- 26\_KBC-M38857
- 27\_SIO-ITE7805
- 28\_IR&LPT\_PORT
- 29\_DEBUG PORT
- 30\_CODEC-ALC650
- 31\_AUDIO AMP
- 32\_MIC
- 33\_MDC&RJ45&RJ11
- 34\_USB
- 35\_FAN&Audio DJ
- 36\_FUNCTION KEY
- 37\_PWR & RESET SEQ
- 38\_VCORE
- 39\_1.25V&1.8V
- 40\_2.5V&1.5V&1.35V&1.05V
- 41\_SYSTEM
- 42\_LOAD SWITCH
- 43\_CHARGER
- 44\_PIC16C54
- 45\_BATLOW/SD#
- 46\_SCREW HOLE
- 47\_REVISION(1)



<http://bufanxiu.taobao.com>


SSID/SVID  
 LAN:1045/1043  
 MDC:1826/1043  
 CardBUS:1894/1043  
 1394:1897/1043

System work voltage


Adapter in : 19.5 ~18.5 V

Battery in : 16.8 ~ 11.6V

- +V1.25S : JP4,5 page 39
- +V2.5 : JP6 page 40
- +V1.2S : JP7 page 40
- +VCCP : JP9 page 40
- +V5S : JP13 page 42
- +V5 : JP14 page 42
- +V1.5SUS : JP15 page 39
- +V1.8 : JP16,19 page 39
- +V1.8S : JP17 page 42
- +V12 : JP18 page 42
- +V1.5S : JP22 page 40
- +V5A : JP24 page 40
- +V3.3A : JP26 or 27 page 39
- +V3.3S : JP28 page 42
- +V3.3 : JP29 page 42




CPU Pin A1 need to be enlarged(M)





COMMON CLOCK -> L6  
 WIDTH: 5 mils  
 SPACE >= 1.2  
 GROUP SPACE >= 1.5  
 LENGTH: 1" - 6.5"(OPT: 4"+/-0.5")  
 Breakout Length: <= 200 mil  
 (#0011)

ADDR GROUP 0 -> L6  
 ADDR GROUP 1 -> L6  
 SPACE >= 1.2  
 STROBE SPACE >= 1.3  
 GROUP SPACE >= 1.5  
 LENGTH: 0.5" - 6.5"  
 (#0012)






DATA GROUP 0,2 -> L6  
 DATA GROUP 1,3 -> L6  
 SPACE >= 1.3  
 GROUP SPACE >= 1.5  
 LENGTH: 0.5" - 5.5"  
 (#0012)





CPU PLL CIRCUITS

1.71V - 1.89V(+/- 5%)  
 SO-S1M: 0.3A




2025


HFM(1.3GHz-1.7GHz): 1.468V  
 LFM( 600MHz): 0.956V  
 0.745V - 1.356V(+/- 1.5%)  
 C0: 25 A  
 C3: 7.59A  
 C4: 0.9A



**CPU VCORE Decoupling Capacitor**



M3N : Four 200 uF are located in IMVP4  
 A3N : Delete 10uF/6.3V from 35pcs to 17pcs





3.8W

Thermal Power: ~ 3.8W

LxWxH=37.5x37.5x2.58

U32E

DDR\_DATA[6:0] 10,11  
DDR\_DM[7:0] 10,11  
DDR\_DQS[7:0] 10,11

1107

DDR_DATA0	4	100hm	13 RN48D	DDR_DATA0	DDR_DATA32	3	100hm	14 RN43C	DDR_DATA32
DDR_DATA1	1	100hm	16 RN48A	DDR_DATA1	DDR_DATA33	1	100hm	16 RN43A	DDR_DATA33
DDR_DATA2	3	100hm	14 RN48C	DDR_DATA2	DDR_DATA34	2	100hm	13 RN43B	DDR_DATA34
DDR_DATA5	2	100hm	15 RN48B	DDR_DATA5	DDR_DATA37	2	100hm	15 RN43B	DDR_DATA37
DDR_DQS0	5	100hm	12 RN48E	DDR_DQS0	DDR_DQS4	5	100hm	12 RN43E	DDR_DQS4
DDR_DM0	6	100hm	11 RN48F	DDR_DM0	DDR_DM4	6	100hm	11 RN43F	DDR_DM4
DDR_DATA6	1	100hm	16 RN47A	DDR_DATA6	DDR_DATA34	7	100hm	10 RN43S	DDR_DATA34
DDR_DATA2	7	100hm	10 RN48G	DDR_DATA2	DDR_DATA38	8	100hm	9 RN43H	DDR_DATA38

DDR_DATA3	8	100hm	9 RN48H	DDR_DATA3	DDR_DATA35	2	100hm	15 RN42B	DDR_DATA35
DDR_DATA7	2	100hm	15 RN47B	DDR_DATA7	DDR_DATA39	1	100hm	16 RN42A	DDR_DATA39
DDR_DATA8	3	100hm	14 RN47C	DDR_DATA8	DDR_DATA40	6	100hm	11 RN42F	DDR_DATA40
DDR_DATA12	4	100hm	13 RN47D	DDR_DATA12	DDR_DATA44	4	100hm	13 RN42D	DDR_DATA44
DDR_DATA9	4	100hm	13 RN47F	DDR_DATA9	DDR_DATA41	4	100hm	12 RN42E	DDR_DATA41
DDR_DATA13	6	100hm	11 RN47E	DDR_DATA13	DDR_DATA45	5	100hm	14 RN42G	DDR_DATA45
DDR_DQS1	5	100hm	10 RN47G	DDR_DQS1	DDR_DQS5	7	100hm	10 RN42G	DDR_DQS5
DDR_DM1	6	100hm	9 RN47H	DDR_DM1	DDR_DM5	8	100hm	9 RN42H	DDR_DM5

DDR_DATA10	4	100hm	13 RN46D	DDR_DATA10	DDR_DATA42	3	100hm	14 RN41C	DDR_DATA42
DDR_DATA14	1	100hm	16 RN46A	DDR_DATA14	DDR_DATA46	1	100hm	16 RN41A	DDR_DATA46
DDR_DATA11	3	100hm	14 RN46C	DDR_DATA11	DDR_DATA43	2	100hm	15 RN41B	DDR_DATA43
DDR_DATA15	2	100hm	15 RN46B	DDR_DATA15	DDR_DATA47	4	100hm	13 RN41D	DDR_DATA47
DDR_DATA16	5	100hm	12 RN46E	DDR_DATA16	DDR_DATA48	4	100hm	12 RN41E	DDR_DATA48
DDR_DATA20	6	100hm	11 RN46F	DDR_DATA20	DDR_DATA52	7	100hm	10 RN41G	DDR_DATA52
DDR_DATA17	7	100hm	10 RN46G	DDR_DATA17	DDR_DATA49	6	100hm	11 RN41F	DDR_DATA49
DDR_DATA21	8	100hm	9 RN46H	DDR_DATA21	DDR_DATA53	8	100hm	9 RN41H	DDR_DATA53


DDR_DQS2	1	100hm	16 RN45A	DDR_DQS2	DDR_DQS6	1	100hm	16 RN40A	DDR_DQS6
DDR_DM2	2	100hm	15 RN45B	DDR_DM2	DDR_DM6	2	100hm	15 RN40B	DDR_DM6
DDR_DATA18	4	100hm	13 RN45D	DDR_DATA18	DDR_DATA50	2	100hm	14 RN40C	DDR_DATA50
DDR_DATA22	3	100hm	14 RN45C	DDR_DATA22	DDR_DATA54	5	100hm	12 RN40E	DDR_DATA54
DDR_DATA19	5	100hm	12 RN45E	DDR_DATA19	DDR_DATA51	4	100hm	13 RN40D	DDR_DATA51
DDR_DATA23	6	100hm	11 RN45F	DDR_DATA23	DDR_DATA55	6	100hm	11 RN40F	DDR_DATA55
DDR_DATA24	7	100hm	10 RN45G	DDR_DATA24	DDR_DATA56	7	100hm	10 RN40G	DDR_DATA56
DDR_DATA28	1	100hm	16 RN44A	DDR_DATA28	DDR_DATA60	8	100hm	9 RN40H	DDR_DATA60












  

DDR_DATA25	8	100hm	9 RN45H	DDR_DATA25	DDR_DATA57	1	100hm	16 RN39A	DDR_DATA57
DDR_DATA29	2	100hm	15 RN44B	DDR_DATA29	DDR_DATA61	2	100hm	15 RN39B	DDR_DATA61
DDR_DQS3	3	100hm	14 RN44C	DDR_DQS3	DDR_DQS7	3	100hm	14 RN39C	DDR_DQS7
DDR_DM3	4	100hm	13 RN44D	DDR_DM3	DDR_DM7	4	100hm	13 RN39D	DDR_DM7
DDR_DATA26	5	100hm	11 RN44F	DDR_DATA26	DDR_DATA58	7	100hm	10 RN39G	DDR_DATA58
DDR_DATA30	6	100hm	11 RN44G	DDR_DATA30	DDR_DATA62	7	100hm	12 RN39E	DDR_DATA62
DDR_DATA27	7	100hm	9 RN44H	DDR_DATA27	DDR_DATA59	8	100hm	9 RN39H	DDR_DATA59
DDR_DATA31	5	100hm	12 RN44E	DDR_DATA31	DDR_DATA63	6	100hm	11 RN39F	DDR_DATA63






DDR_DATA0	AF2	SM_SDQ0	AG2	DDR_DQS0
DDR_DATA1	AE1	SM_SDQ1	AH5	DDR_DQS1
DDR_DATA2	AH2	SM_SDQ2	AH8	DDR_DQS2
DDR_DATA3	AH2	SM_SDQ3	AE12	DDR_DQS3
DDR_DATA4	AD3	SM_SDQ4	AH17	DDR_DQS4
DDR_DATA5	AE2	SM_SDQ5	AE12	DDR_DQS5
DDR_DATA6	AG4	SM_SDQ6	AH24	DDR_DQS6
DDR_DATA7	AH3	SM_SDQ7	AH27	DDR_DQS7
DDR_DATA8	AD6	SM_SDQ8	AD15I	T111TPC28b
DDR_DATA9	AG5	SM_SDQ9	AC18	DDR_AA0
DDR_DATA10	AG7	SM_SDQ10	AD14	DDR_AA1
DDR_DATA11	AE4	SM_SDQ11	AD13	DDR_AA2
DDR_DATA12	AE5	SM_SDQ12	AD17	DDR_AA3
DDR_DATA13	AH4	SM_SDQ13	AD11	DDR_AA4
DDR_DATA14	AF7	SM_SDQ14	AC13	DDR_AA5
DDR_DATA15	AE8	SM_SDQ15	AD8	DDR_AA6
DDR_DATA16	AH6	SM_SDQ16	AD7	DDR_AA7
DDR_DATA17	AG8	SM_SDQ17	AC6	DDR_AA8
DDR_DATA18	AH9	SM_SDQ18	AC5	DDR_AA9
DDR_DATA19	AG10	SM_SDQ19	AC19	DDR_AA10
DDR_DATA20	AH7	SM_SDQ20	AD5	DDR_AA11
DDR_DATA21	AD8	SM_SDQ21	AB5	DDR_AA12
DDR_DATA22	AF10	SM_SDQ22	SMA_A0	DDR_AB[12:0]
DDR_DATA23	AE11	SM_SDQ23	SMA_A1	DDR_AB[2:1]
DDR_DATA24	AE13	SM_SDQ24	SMA_A2	DDR_AB[5:4]
DDR_DATA25	AH10	SM_SDQ25	SMA_A3	DDR_AB[10:11]
DDR_DATA26	AG13	SM_SDQ26	SMA_A4	DDR_AB[5:4]
DDR_DATA27	AF14	SM_SDQ27	SMA_A5	DDR_AB[5:4]
DDR_DATA28	AG11	SM_SDQ28	SMA_A6	DDR_AB[5:4]
DDR_DATA29	AD12	SM_SDQ29	SMA_A7	DDR_AB[5:4]
DDR_DATA30	AH13	SM_SDQ30	SMA_A8	DDR_AB[5:4]
DDR_DATA31	AH13	SM_SDQ31	SMA_A9	DDR_AB[5:4]
DDR_DATA32	AH16	SM_SDQ32	SMA_A10	DDR_AB[5:4]
DDR_DATA33	AG17	SM_SDQ33	SMA_A11	DDR_AB[5:4]
DDR_DATA34	AE13	SM_SDQ34	SMA_A12	DDR_AB[5:4]
DDR_DATA35	AF15	SM_SDQ35	SM_CK0	DDR_CKE0
DDR_DATA36	AE20	SM_SDQ36	SM_CK1	DDR_CKE1
DDR_DATA37	AE18	SM_SDQ37	SM_CK2	DDR_CKE2
DDR_DATA38	AH18	SM_SDQ38	SM_CK3	DDR_CKE3
DDR_DATA39	AG19	SM_SDQ39	SM_CS0	DDR_CS0
DDR_DATA40	AH20	SM_SDQ40	SM_CS1	DDR_CS1
DDR_DATA41	AG20	SM_SDQ41	SM_CS2	DDR_CS2
DDR_DATA42	AF22	SM_SDQ42	SM_CS3	DDR_CS3
DDR_DATA43	AH22	SM_SDQ43	SM_CAS0	DDR_CAS0
DDR_DATA44	AF22	SM_SDQ44	SM_CAS1	DDR_CAS1
DDR_DATA45	AH19	SM_SDQ45	SM_CAS2	DDR_CAS2
DDR_DATA46	AH21	SM_SDQ46	SM_CAS3	DDR_CAS3
DDR_DATA47	AG22	SM_SDQ47	SM_CAS4	DDR_CAS4
DDR_DATA48	AE23	SM_SDQ48	SM_CAS5	DDR_CAS5
DDR_DATA49	AE23	SM_SDQ49	SM_CAS6	DDR_CAS6
DDR_DATA50	AE24	SM_SDQ50	SM_CAS7	DDR_CAS7
DDR_DATA51	AH25	SM_SDQ51	SM_CAS8	DDR_CAS8
DDR_DATA52	AG23	SM_SDQ52	SM_CAS9	DDR_CAS9
DDR_DATA53	AE23	SM_SDQ53	SM_CAS10	DDR_CAS10
DDR_DATA54	AE25	SM_SDQ54	SM_CAS11	DDR_CAS11
DDR_DATA55	AG25	SM_SDQ55	SM_CAS12	DDR_CAS12
DDR_DATA56	AG25	SM_SDQ56	SM_CAS13	DDR_CAS13
DDR_DATA57	AG28	SM_SDQ57	SM_CAS14	DDR_CAS14
DDR_DATA58	AE28	SM_SDQ58	SM_CAS15	DDR_CAS15
DDR_DATA59	AE28	SM_SDQ59	SM_CAS16	DDR_CAS16
DDR_DATA60	AG26	SM_SDQ60	SM_CAS17	DDR_CAS17
DDR_DATA61	AE26	SM_SDQ61	SM_CAS18	DDR_CAS18
DDR_DATA62	AE27	SM_SDQ62	SM_CAS19	DDR_CAS19
DDR_DATA63	AG27	SM_SDQ63	SM_CAS20	DDR_CAS20
DDR_DATA64	AG14	SM_SDQ64	SM_CAS21	DDR_CAS21
DDR_DATA65	AE14	SM_SDQ65	SM_CAS22	DDR_CAS22
DDR_DATA66	AE17	SM_SDQ66	SM_CAS23	DDR_CAS23
DDR_DATA67	AG16	SM_SDQ67	SM_CAS24	DDR_CAS24
DDR_DATA68	AH14	SM_SDQ68	SM_CAS25	DDR_CAS25
DDR_DATA69	AE15	SM_SDQ69	SM_CAS26	DDR_CAS26
DDR_DATA70	AE16	SM_SDQ70	SM_CAS27	DDR_CAS27
DDR_DATA71	AE17	SM_SDQ71	SM_CAS28	DDR_CAS28

DDR SYSTEM MEMORY







2025



When no using DVO






(MCH-Sighting041)  
The core supply (1.2V) should be powered up a minimum of 1ms before the DVO and GPIO IO (1.5V and 3.3V) voltage rails.


LxWxH=37.5x37.5x2.58

POWER






VCC, VCCASM, VCCHL, VCCAGPLL, VCCADPLLA, VCCADPLLB  
855GME: 1.35V  
855GM: 1.2V  
852GM, GME, GMV: 1.5V


6.11 \_DDR\_DATA[63:0]




### FOR +V2.5 DECOUPLING




2024  
EMI : Close to DDR  
socket power plane  
of +V2.5




# DDR TERMINATION



## FOR +V1.25S DECOUPLING



**BIOS**  
**BACK\_OFF#:**When user push "Fn+F7"  
 button, BIOS active this pin to  
 turn off back light.



1124 1212

**BIOS**  
**BACK\_ADJ:** KBC  
 output D/A  
 signal ( adjust  
 voltage level)  
 to adjust Back  
 light.

1303


A3N use D1 R:1.0 Inverter Board

Pin 19 : Add a USB 2.0 Shielding  
 GND cable to USB module.

**USB PORT 3 for CAMERA**


**USB PORT 5 for WLAN**

LCD CABLE ID:	PID3	PID2	PID1	PID0
14.1 XGA	1	1	1	1
15.1 XGA	1	1	0	1
15.1 SXGA+	1	0	1	1



1136


1223



1219

**LCD Power**

SI3865: US\$0.22



Caution:  
 Must tune R369 & C270 to meet Panel Spec




Use Daisy-Chain Topology

LxWxH=31x31x2.38  
U20A


PCI_REQ#	PCI_REQ#?
CB&1394	PCI_REQ#0
MINIPCI	PCI_REQ#1
LAN	PCI_REQ#2

IDSEL	PCI_AD?
CB&1394	PCI_AD21
MINIPCI	PCI_AD20
LAN	PCI_AD16




ICH4 pin E8

Strap Option  
Default: Pull-High 20K  
Pull-Down for BIOS  
TOP-BLOCK SWAP




Meet LPC reset >= 60 us  
(Add Buffer)




Strap Option  
Default: Pull-Down  
Pull-High for Hub Interface 1.5  
Buffer Mode

ICH4 USE  
R-ICH4 <= 0.5"



Caution:  
The VREF of HUB interface is 0.35V  
The VSWING of HUB interface is 0.8V  
But in Intel CRB, their naming convention will make people confused.



pull up to VccSus3\_3 by internal pull-up resistor


USB SIGNALS  
X Clock Signals  
| USB+ - USB-| <= 150 mils  
Pair Width/Space: 7/10 mils  
Impedence: 90 ohm(differential)  
Other Signals Space: >= 20 mils  
Clock Signals Spacce: >= 50 mils

LxWxH=31x31x2.38

LxWxH=31x31x2.38

IDE I/F:  
Width: 5 mils  
Space: 7 mils  
Length <= 8"  
Match: <= 500 mils


IDE I/F:  
Width: 5 mils  
Space: 7 mils  
Length <= 8"  
Match: <= 500 mils



USBRBIAS:  
W/S: 5/5 mils  
Length: <= 0.5"

1201


GPIO[32:43] default:  
Output High  
ICH4 EDS R:1.0 page 10-94  
10.10.8, 10.10.9



RTC CIRCUITRY


RTC Circuits:  
RTC\_RST#, RTC\_VBIAS, RTC\_X1, RTC\_X2  
Width= 5 mils  
Length<=1"  
Need GND Guard

Measure duty-cycle of SUSCLK  
(Pin AA4) must be in 30-70%



AC97 SDIN

Outer Layer: 5 mils  
W/S= 1:1  
ICH4-R2: 0.9"- 13.6"  
AC97-R2: 0.1"-0.4"




AC97 SDOUT & SYNC

Outer Layer: 5 mils  
W/S= 1:1  
ICH4-(T): 1"- 8"  
R1-(T): 0.1"- 0.4"  
AC97-R1: <=5.6"  
R2-(T): 0.1"- 0.4"  
AMC-R2: 0.9"-5.6"


1 to 8 inches 0.1 to 0.4 inches 0.9 to 5.6 inches

T type routing, place R at branch point.


Strap Default: Pull-Down 20K  
Option Pull-High for CPU\_SAFE\_MODE



2021





Default: Pull-Down 20K  
Pull-High for Not Supported




Caution:  
The VREF of HUB interface is 0.35V  
The VSWING of HUB interace is 0.8V  
But in Intel CRB, their naming convention will make people confused.








### ICH4 SMLink & SMBus must be tied together




Can Swap



### BATTERY LOW

### ICH4




FS1	FS0	FUNCTION
0	0	66 MHz
0	1	100MHz
1	0	200MHz
1	1	133MHz

I2C address: D2H  
 3.3V+-5%  
 S1M: 40 mA  
 S0: 360 mA



FS4	FS3	FUNCTION
0	0	100MHz
0	1	133MHz (D)
1	0	200MHz
1	1	166MHz

CLK\_EN# is OD for MAX1987



**CLK33 GROUP:**  
 In L3 or L6  
 Breakout:  
 W/S: 4/4 mils(<=0.3")  
 Group Space >= 25 mils  
 Length Match: same as CLK66









**CLK66 GROUP:**  
 In L3 or L6  
 Breakout:  
 W/S: 4/4 mils(<=0.3")  
 Group Space >= 25 mils  
 Length Match: +/- 100 mils







CLK\_CPU\_BCLK# must be low in C3


**HOST\_CLK GROUP**  
 In L3 or L6  
 Pair Width/Space: 4/4 mils  
 Group Space: >= 25 mils  
 Length Match: +/- 10 mils

EMI






Intel Calexico(802.11a+802.11b)  
802.11b  
Tx: 500-526 mA  
Rx: 280-299 mA  
Sleep: 30 mA  
802.11a  
Tx: 435-475 mA  
Rx:310-327 mA  
Sleep: 30 mA



1219










<Variant Name>

**ASUS** Title : CB1394-R5C593(1)

ASUSTek COMPUTER INC. NB1 Engineer: John Hung

Size	Project Name	Rev
Custom	A3N	2.0
Date: Friday, April 23, 2004	Sheet 21 of 49	




### Memory Card Detect


FUNSEL1	FUNSEL0	
0	0	Not Support
0	1	SmartMedia
1	0	MMC/SD
1	1	Memory Stick

MC\_CD# : Memory Card Detect


Turn-on voltage 0.37 V




**REXT/VREF/FILO**  
To implement as close as possible to R5C593  
To apply shield GND




# CB POWER SWITCH




# CB SOCKET





# CB DE-BOUNCE











S0-S3: (2.5 mA Typ, 7 mA Max.)

LxWxH=14x14x1.7

P54,P55,P43,P50 are wake-up event inputs when KBC in standby mode

Audio DJ pin depends on Keyboard Matrix.

A3N follow M6N Keyboard Matrix

P21: Power button overwrite disable. Only can be pulled down as default value than can be used as an input.



P54,P55,P43,P50 are wake-up event inputs when KBC in standby mode

BAT\_SEL#:  
Hi : 8 Cell  
Low: 4 Cell



- 4 Cell battery mode:  
1. Banias CPU run 600MHZ  
2. Celeron CPU throttling 50%


K/B	US	UK	JP
KEYDETECT1	H	L	L
KEYDETECT2	H	H	L

# Super I/O




**P24: Add FHW ROM P/N:  
05-001017122**









LAYOUT SWAP



PRINT PORT




# PCMCIA DEBUG Card




1105


# PCI\_RSTNS# Gen Circuit



# DISCHARGE CIRCUITS






# DISCHARGE CIRCUITS











15 AC97\_BCLK\_ICH4  $\leftarrow$  R307 1  $\rightarrow$  2 33Ohm AC97\_BCLK  
 33 AC97\_BCLK\_MDC  $\leftarrow$  R305 1  $\rightarrow$  2 33Ohm  
 0.9 to 5.6 inches      0.1 to 0.4 inches

T type routing, place R at branch point.



1230 2010  
 R1.2 BOM change to 09-013103013  
 R2.0 BOM change to 0 OHM.






R2.0 BOM change to 0 OHM.

P/N change to 06-010112010 for cost down


2024 R1.2 BOM change to 09-013103013




1230 R1.2 BOM change to 09-013103013



2018




For reduce "POP" noise when system enter S3(suspend to RAM) or resume from S3. Net "OP\_SD#" should be pull low by KBC controller when system at S3 mode.





1207

$$f(\text{highpass}) = \frac{1}{2 * 3.14 * C * R} = 500$$




1202



R1.2 BOM change to 09-013103013



1230




R1.2 BOM change to 09-013103013



1230




1207



1221




1213



1221




1221








1221

$$f(\text{lowpass}) = \frac{1}{2 * 3.14 * C * R} = 106K$$

BTL Gain = -2  
 R(FL) = 10K  
 R(IL) = 10K  
 = V  
 Speaker W = 4ohm = 1W  
 Can use 1W(4ohm) speaker




1207



1220

# MIC OP CIRCUIT

## MIC JACK








R111 & R112  
change to  
09-013103013  
in R1.2 BOM





<b>ASUS</b>		Title :	
ASUSTek COMPUTER INC. NB1		Engineer: <i>John Hung</i>	
Size	Project Name		Rev
Custom	<b>A3N</b>		2.0
Date: Friday, April 23, 2004		Sheet	32 of 49



OP: POR EMI



MDC		<b>ASUS</b>		Title :	
ASUSTek COMPUTER INC. NB1		Engineer: John Hung			
Size	Project Name			Rev	
Custom	A3N			2.0	
Date: Friday, April 23, 2004		Sheet 33 of 49			







USB PORT 0 & PORT 1

R & L Co-Lay

1128

USB PORT 3 for CAMERA  
Change to page 12



USB PORT 2 & PORT 4

R & L Co-Lay

1128

USB PORT 5 for WLAN  
Change to page 12


		Title : USB	
ASUSTek COMPUTER INC. NB1		Engineer: John Hung	
Size	Project Name		Rev
Custom	A3N		2.0
Date: Friday, April 23, 2004		Sheet 34 of 49	

# Fan Speed Control

**SW: FAN\_DA1 must be low during S3**  
 KBC will issue a analog ( a voltage level ) signal.

Using a OP AMP and fine-tuning the level, we can improve the fan speed accuracy.

When fan speed is very slow, after RC integrator the level of FANSP1 will be very low that may make south bridge do the wrong detection.





CPU FAN will be forced on:  
 1) Thermal Sensor  
 Over-temperature  
 2) PROCHOT asserted (CPU)  
 3) WATCHDOG asserted (KBC)

U6 output maximum will be 10.5V (VCC-1.5V) which will damage south bridge. Add a MOS to transfer it to +3V level.


SWDJ\_EN# function :  
 1. Push DJ\_SW#, turn on Audio DJ.  
 2. PM\_SLP\_S4# will keep high.  
 3. Push DJ\_SW# again, KBC will receive SWDJ\_EN#. KBC can't issue SUSC# (PM\_SLP\_S4#) immediately. If KBC do it, PM\_SLP\_S4# (page 37) will go low, DJ\_SW# low signal will go to PM\_PWRBTN#, then system will restart. KBC need trigger the righting edge of SWDJ\_EN#, for make sure end user already push than remove DJ Switch button than issue SUSC#, DJ\_SW# won't initial low to page 37 PM\_PWRBTN#, can turn off Audio DJ and won't restart.

# Audio DJ







Power4 Gear




E-Mail




Internet




Touchpad Disable




Power Switch




DC Power Jack




1126





1216












1112





**POWER ON/OFF SEQUENCE**

System Power Sequence  
 +VCCRTC -> RTCRST# -> V5REFSUS -> 3.3/1.8VSUS -> RSMRST# -> SLP\_S4# -> SLP\_S3# -> VCCLAN -> LANPWROK -> V5REF -> VCC -> VCORE -> PWROK -> VGATE  
 SUSSTAT# -> PCIRST#  
 CPU : +VCORE, +VCCP, +V1.8S  
 NB : +V1.2S, +V1.5S, +2.5V, +VCCP  
 SB : +V1.5SUS, +V3.3SUS, +VCCP, +V1.5S, +V3.3S  
 DDR : +V2.5, +V1.25, +V1.25S



**To Discharge circuits**

**To POWER**

2001

40	MCH_OK
18	CLK_EN#
8,37	VRM_PWRGD
3	VR_VID0
3	VR_VID1
3	VR_VID2
3	VR_VID3
3	VR_VID4
3	VR_VID5

VID	0	1	2	3	4	5	
	1.468V	1	1	1	1	0	0
	0.956V	1	1	1	1	0	1

T121	TPC28b	STPCPU#
T123	TPC28b	DPRSLPVR
T122	TPC28b	VRON
T217	TPC28b	PM_PSI#

15	PM_DPRSLPVR	R106	1	2	1KOhm	DPRSLPVR
15,18	PM_STPCPU#	R100	1	2	1KOhm	STPCPU#
3	PM_PSI#	R93	1	2	1KOhm	VRON
	+5V0	R94	1	2	1KOhm	VRON
15,37	CPU_VRON	R292	1	2	1KOhm	VRON






1306


1306

1145

1145


1135 2028








**1231**  
Change R148 for choosing 852 or 855 platform  
22K(10-003412230):1.2V for 855GM  
39.2K(10-003413932):1.518V for 852GM/GME/GMV















Current sharing = 3.1A

$A/D\_VIN=19V$     $A/D\_VIN\_O=19V-3.1A*50mohm=18.845V$   
 $CS+=CS-=19*(100/110)=17.272727V$   
 $I1=(18.845V-17.272727V)/10K=0.15723mA$   
 $V1=17.272727V-(0.15723mA*100K)=1.5497V$   
 $I4=1.5497V/1K=1.5497mA$   
 $I3=1.5497mA-0.15723mA=1.39247mA$   
 $RC=(2.5V-1.5497V)/1.39247mA=681\ ohm$









(H/W Battery low shutdown is 11.6V)



# SCREW HOLE



For MDC module




CPU Throttling( BIOS setting ) : 90 degree C.  
 System shutdown( BIOS setting ) : 100 degree C.  
 H/W shutdown( page 44, U47 , no load ) : 105 degree C.

Short Pad location:  
 Page39: JP4,5,15,16,19,26,27  
 Page40: JP6,7,9,22,24  
 Page42: JP13,14,17,18,28,29

Don't Short Pad: JP26

- JP4:+V2.5 --Power In
- JP5:+V1.25S
- JP6:+V2.5
- JP7:+V1.25S
- JP9:+VCCP
- JP13:+V5S
- JP14:+V5
- JP15:+V1.5SUS
- JP16:+V2.5 --Power IN
- JP17:+V1.8S
- JP18:+V12
- JP19:+V1.8
- JP22:+V1.5S
- JP24: VREF5-->+V5A
- JP26:+3VALWAYS\_T-->+V3.3A (open)
- JP27:+3VALWAYS\_M-->+V3.3A (short)
- JP28:+V3.3S
- JP29:+V3.3

## EMI



## PCB STACK-UP

PCB THICKNESS: 1.6 mm

- L1 TOP
- L2 VCC
- L3 GND
- L4 BOT

## IMPEDENCE

Single-Ended

27.4 OHM	WIDTH
TOP/BOT	20 mils
37.5 OHM	WIDTH
TOP/BOT	12 mils
42 OHM	WIDTH
TOP/BOT	10 mils
55 OHM	WIDTH
TOP/BOT	5 mils

Differential

70 OHM	WIDTH/SPACE
TOP/BOT	9 mils/ 5 mils
90 OHM	WIDTH/SPACE
TOP/BOT	7 mils/ 10 mils
100 OHM	WIDTH/SPACE
TOP/BOT	5 mils/ 7 mils

## POWER INTERFACE

SIGNALS	TYPE	POWER
CLK_EN#	I	+V3.3S_CLK
PM_PSI#	O	+VCCP
VR_VID[5:0]	O	+VCCP
CPU_VRON	O	+V3.3SUS
VRM_PWRGD	I	+V3.3S
PM_STPCPU#	O	+V3.3S
CHG_LED	I	+5VLCM
RST_BTN#	O	OD
OTP_RESET#	I	+V5
SHUT_DOWN#	I	AC_BAT_SYS
+5VLCM	PWR	+V5
PM_SLPDLY_S3#	O	+V3.3
PM_SLP_S4#	O	+V3.3SUS
BAT_LEARN	I	+V3.3
BAT_LLOW#_OC	I	+V3.3
BAT_IN#_OC	I	+V3.3
ACIN_OC	I	+V3.3
CHG_FULL_OC	I	+V3.3
PM DPRSLPVR	O	+V3.3S
AC_APR_UC	I	+V5A
+V5A	PWR	VREF5
3V_ON	O	OD
AC_BAT_SYS	PWR	DC
A/D_DOCK_IN	PWR	DC
SMC_BAT	IO	+V3.3
SMD_BAT	IO	+V3.3

## PCI INTERFACE

PCI\_REQ#

CB&1394	PCI_REQ#0
MINIPCI	PCI_REQ#1
LAN	PCI_REQ#2

PCI\_GNT#

CB&1394	PCI_REQ#0
MINIPCI	PCI_REQ#1
LAN	PCI_REQ#2

IDSEL

CB&1394	PCI_AD21
MINIPCI	PCI_AD20
LAN	PCI_AD16

PCI\_INT#

CB&1394	PCI_INTB/A/D#
MINIPCI	PCI_INTC/D#
LAN	PCI_INTC#

## POWER PLANE

POWER	VOLTAGE	CURRENT
+VCORE	1.46V	25A
+VCCP	1.05V	2.4A(Max),1A(Real)
+V1.2S	1.2V	2.5A
+V1.25S	1.25V	0.5A
+V1.5S	1.5V	1.32A
+V1.5SUS	1.5V	64 mA
+V1.8	1.8V	0.14A
+V1.8S	1.8V	0.3 A
+V2.5	2.5V	6.68A
+V3.3S	3.3V	1.732A
+V3.3	3.3V	1.515A
+V3.3SUS	3.3V	14 mA
+V5S	5V	2.5A
+V5	5V	3.75A
+V5SUS	5V	0.5A
+V12	12V	0.25A
+V12S	12V	0.25A

FIRST SOURCE	SECOND SOURCE	NOTE
05-001005111	05-001017122	L5 NA10643
	05-001005310	
06-006002411	06-006002001	
06-010008000	06-010008100	L5 NA10601
06-017001000	06-017001200	
07-005000010	07-005000210	L5 NA10473
	07-005000410	
07-005261010	07-005357010	Power RD Request
07-010303271	07-010303273	L5 NA10603
07-010Q02501	07-010812500	
07-014150220	07-014150120	
07-016202032	07-016402032	
	07-016102032	
09-013103013	09-013103010	L5 NA10512
09-091090000	09-091090001	L5 NA10512
	09-091090005	
10-093111041	10-093111040	L5 NA10334
10-124901000	10-12490100A	L5 NA10298
10-12490560A	10-124905600	
11-032310661	11-032310662	For MC request
	11-032310663	
11-033410400	11-033410401	Follow L5G R2.0 2nd source
	11-033410405	
	11-033410406	
11-033410500	11-033410502	
11-03B210620	11-0311110621	L5 NA10407
	11-031210621	*11-03B110623 for
	11-03B110621	Power RD Request
	11-03B110622	
	11-03B210621	
	11-03B110623	

Rev	Date	Description
R1.00	03/12/19	1. Initial release.
R1.1 Green Block	04/02/03	<ol style="list-style-type: none"> <li>Connect SDD0,SDD1 for RICOH request. Page 22.</li> <li>Add MDC screw hole P/N &amp; footprint. Page 46.</li> <li>Connect CardBus chip INTC to PCI_INTD#. page 22.</li> <li>Change CB_SD# location from KBC to ICH4 GPIO25. page 15,21,26.</li> <li>Delete PCMCIA debug card function. page 18,23,29.</li> <li>Host clock frequency select failed.Add a pull-down R to FS3 so that FS[4:3]=00 and Host clock frequency=100MHz. page18.</li> <li>Load wrong value. Change RN39-RN48 from 560hm to 100hm. page 6.</li> <li>Load wrong value. Change pull-up RN . page 37.</li> <li>The value in M3N schematic is wrong. Change HUB_RCOMP_ICH4 pull-up R from 48.7KOhm to 48.70hm. page 14.</li> <li>Modify +V3S to +V3.3S. page 30.</li> <li>Can not boot in battery mode.Remove C497. page 37.</li> <li>Modify 20-pin connector pin define and add DJ_LED function for new touchpad. page 26,36.</li> <li>Due to height limitation, change BATT_CONN. page 44.</li> <li>Remove the pull-up RN75B because AC_APR_UC has been pulled-up in page 45. page 37.</li> <li>Change CRT_CONN because the original one was reversed. page 12.</li> <li>C271 change form 10UF/25V/X5R to 15UF/25V/POSCAP. page 43.</li> <li>U50 VCC change from +5VLCM to VCC_AD(19V). page 43.</li> <li>For wrong connection, change R354 pull-up power plane from +5VO to +5VA. page 44.</li> <li>Change R210 from 47K to 470K/0402. page 43.</li> <li>Add RN78 to pull high SMC_BAT and SMD_BAT, and add UM6KIN to prevent leakage current into KBC. page 26,44.</li> <li>For Power RD request, add R370 to CHG_EN#. page 44.</li> <li>Replace RN32 with 3 single 100K resistor. page 45.</li> <li>Change KB_CONN pin definition because R1.0 was reversed. page 26.</li> <li>Remove INVTER_A from KBC and load L33 because BIOS RD decide to use NB to control the pannel backlight. page 12,26.</li> <li>Because P67/AN8 of KBC38857 cannot receive PWM signal, move CUPFAN_SPD_A to P57/DA2/PWM11 of KBC38857. page 26.</li> <li>Change LEDs' power to 5V level. page 36.</li> <li>Modify PCMCIA socket footprint. page 23,46.</li> <li>Combine connector : Change CON1,delete CON3,CON4. page 12, 34.</li> <li>Swap LAN connection(J2 pin5-12) for wrong connecting. page 33.</li> <li>Modify FM_RSMRST# circuit. page 37.</li> <li>For cost down, change X5,X7. page 19,30.</li> <li>Combine two NC7SZ14P5 into one SN74LV14APWR for cost down.page 37.</li> <li>To reduce jitter when charging, add R376,C520&amp;C521. page 43.</li> <li>For M6N R1.1 wrong connection, change Audio DJ DJ_SCAN pin from KSO4 to KSO1. page 26,35.</li> <li>For Power RD request, add two beads L53&amp;L54 at Vin Side. page 38.</li> <li>Modify EDID and panel ID optional circuit. page 12.</li> <li>Change CLR_DJ# to P53 because P54 of M38857 cannot be configured as output. page 26.</li> <li>Add R377 for Power RD request. page 43.</li> <li>Based on Ricoh's suggestion, remove CB_AGND and connect all AGND to generic GND. page 21,22.</li> <li>For cost down, change X4. page 44.</li> <li>Modify for battery 4S2P and 4S1P application. page 26,43,44.</li> <li>For EMI RD request, change Cap of CRT Pi-filter from 3.3pF to 15pF. page 13.</li> <li>Delete spread spectrum IC ICS91718 circuit because few model use it and not easy to buy. page 18.</li> <li>Change C172 &amp; C173 from 22pF to 5pF and unload R125 to obtain more accurate 8MHz frequency. page 26.</li> <li>For cost down, Power RD request to change Q9&amp;Q11 to 07-005198012, U30 to 06-006002411, and U50 to 06-010112010. page 38,43,45.</li> </ol>

Rev	Date	Description
R1.1	04/02/10	<ol style="list-style-type: none"> <li>For Power RD request, change , C266 from 33pF to 220pF, C279 from 0.1uF to 0.01uF. page 41,43.</li> <li>Change U29 P/N for ME. page 31.</li> </ol>
R1.2 Blue Block	04/02/19	<ol style="list-style-type: none"> <li>LAN_RST# changes to 10K Ohm pull-down to GND. Page 15.</li> <li>To be able to hear low frequency in headphone mode, change C423 &amp; C424 from 10uF/10V to CE30,CE31 47uF/6.3V. Page 31.</li> <li>Pull high BAT_IN#_OC, whose OC means Open Collector, to +V3.3 at KBC. Page 26.</li> <li>There is only one SS0540 in A3N, change to 1SS355. page 35.</li> <li>The power of LCD EEPROM connect to +V3.3S_LCD. When BIOS want to read EEPROM data, the EEPROM is still OFF,because +V3.3S_LCD is not enabled at this moment. Change EEPROM power to +V3.3S. page 12.</li> <li>Change R360,R363,R364,R366,R367,R378 value for charger at C.C. mode and change R200,R201,R204,R352 at C.S. mode to get more accurate current limit value. page 43.</li> <li>Add de-POP( reduce pop noise) circuit. page 31.</li> <li>Change Fan control function from PWM mode to DC mode. page 35.</li> <li>Based on Power RD's request, change Q33,R169,R148,R324. page 40,41.</li> <li>S5N can not turn on some panels since its diodes in inverter circuit have higher forward voltage. Follow S5N, change DAP202K and 1SS35 in inverter circuit to Schottky diode RB717F and RB751V-40 respectively. page 12.</li> <li>Electrical characteristics of diode 1SS35 and 1N4148-A2 can be compatible, but 1N4148-A2 has lower price. For cost down, change 1SS35 to 1N4148-A2. page 12,16,21,35,37,40,43,44,45.</li> <li>Change "Back light adjust" function from North Bridge to KBC. Change "CUPFAN_SPD_A" from KBC to ICH4 for BIOS request. page 8,12,26,35.</li> <li>For cost down, change audio AMP from APA2020A to G1420. page 31.</li> <li>A3N R1.1 uses the same AC_IN jack as L3F, which was found easy to be damaged. Change it to slider one used on A2. page 36.</li> <li>Follow M6N and W1N to modify RTC circuit. page 15.</li> <li>Un-mount Q59 and RN81 to control WLAN led directly from SB's GPIO pin: 802_LED_EN#. page 36.</li> <li>Swap 1394 TPB0+/-,TPA0+/- for smoother layout. page 22.</li> <li>X4 is dip type and at top side which may be lost in SMT IR re-flow for bottom side. Change X4 to SMD type. page 44.</li> <li>Add mini-PCI and USB WLAN hardware disable circuit page 12,15,20.</li> <li>QT report a bug: The "Center/Subwoofer Speaker Out" is invalid after setting "Number of Speakers" to 6-channel mode for 5.1 speaker output and then executed "Speaker Test". Modify relative circuit. page 30,32.</li> <li>Fine tune audio amp low-pass frequency. page 31.</li> <li>Delete RN79 because after experiment we find it can be un-mounted. page 36.</li> <li>Remove LCD EDID relative circuit. page 8,12.</li> <li>Combin R191,R308,R380 and R381 into 4R8P RN88. page 26.</li> <li>Follow S5N to modify CRT_DDC circuit to prevent current leakage. page 13.</li> <li>Although crystal DIP type is cheaper than SMD type, but costs more manpower. Change X5 and X7 back to SMD type. page 19,30.</li> <li>Improve accuracy of reading fan speed. page 35.</li> <li>Swap RN4 and pin8,9 of RP4 for smoother layout. page 13,17.</li> <li>For cost down, change U6 and U12 NS LM358MX (06-010008000) to TI LM358ADR (06-010112010). page 30,35.</li> <li>For EMI RD's request to modify BOM. page 18,19,22,30,31,32,33,46.</li> <li>Add description of choosing 855GM or 852GM/GME/GMV platform by changing R148. page 40.</li> <li>Debug code will stop at "A0" or "06". Modify SMBus layout: 1. Daisy chain routing. 2.Don't cross power plane when the trace refer to power plane. Page 17.</li> </ol>



Rev	Date	Description
R1.00	03/12/19	1. Initial release.
R1.3 Purple Block	04/03/11	<p>1. Pin23, ISOLATEB, of LAN 8100CL need to be low in S3. Follow MB P4PE-X to connect it with PM_SLP_S3#. page 19.</p> <p>2. Debug Code will stop at "13". Change SMBus Pull-High RN29 from 4.7KOhm(0402) to 1KOhm(0603). page 17.</p> <p>3. Improve MIC layout. page 12,32.</p> <p>4. For Power RD's request to modify charger circuit. page 43,44.</p> <p>5. Delete screw hole H2, to prevent CN7 short with H2. Layout engineer create a new screw hole. page 46.</p> <p>6. For Power RD's request to modify BOM. Change R108 from 100K to 75K for OCP, un-mount R93 and mount R94 to meet Intel CPU spec. page 38.</p>
R2.0 Orange Block	04/04/15	<p>1. Sometimes Debug Code will stop at "00" in ON/OFF test. Modify power sequence circuit , delete R163. page 38,40.</p> <p>2. Based on request came from factory to update all testpoints' symbol because all testpins are changed from 75mil to 68mil. All pages that include test points.</p> <p>3. Power team request, cost down D51 part. page43.</p> <p>4. Fine-tune R385,R386 and R387 to get more accurate level of fan ON/OFF detection. page35.</p> <p>5. When system with battery only. System can't be power on after push Force OFF button SW6. Because SW6 connect to SHUT_DOWN#, but this signal will be latch low( power design: when battery low, page 46 : battery low detect circuit will issue low than latch it.) when it is at low state. Don't connect SHUT_DOWN# to SW6 at page 37.( SHUT_DOWN# already connected to 3V_ON at page 41. Connect SW6 to U25, and change D40 to 1N4148(delete at item 2015). Page 37.</p> <p>6. Because A3N use SW6 as "Force OFF" button ,not "Reset" button. We don't need connect SW6 to PIC16C54C. Delete D24.page37,44.</p> <p>7. Can't turn on Audio DJ when system only with battery and no adapter. Because +V3.3SUS will be turn off when system only with battery. Need turn on +V3.3SUS by connect DJ_SW# to 3V_ON. Change D45 to DAP202K. Page 37.</p> <p>8. LAN crystal accurate is 39.2ppm, it can't meet spec. +/-30ppm). Change from 15pF to 18pF to meet spec. page 19.</p> <p>9. Some system can't boot by battery only. Because signal "SHUTDOWN#" be latch at low state. Change R6 value from 470K to 100K. Page 45.</p> <p>10. QT bug : Noise occur from headphone via speaker out jack. Change R124,R298,R285 from Bead to 0 ohm. Page 30,31.</p> <p>11.The Power LED should not be bright when enabled Audio DJ in power off mode. Page 36.</p> <p>12.The inductor will cause the 2.5V power control loop unstable. Change L40 to R389 Page 19.</p> <p>13. Balance the LED Brightness. Fine tune R value,R140 470--&gt;220,R311,R312 470--&gt;1K. Page 36.</p> <p>14. G571(U49) 593 Control Signal(U37) VPPD0 : VPPEN1 VPPD1 : VPPEN0 Otherwise, CardBus Card may be destroyed. Page 23.</p> <p>15. When issue OTP_RESET#, system can't be turn off &amp; display white screen. Because LTC3728 can't be shutdown by only put low 3V_ON. Need shutdown +V3.3SUS &amp; +5V0 at the same time. Delete D40. Page 37.</p> <p>16. Change Q63,Q66,Q71 and no load Q63,R338,C482,R354,R358,C502,U47 for cost down. page 35,37,44.</p> <p>17. Add test point for Taipei Factory request. page 6,12,15,16,19,30,36,37,38,39,42,43,44</p> <p>18. QT bug: Pop noise can be heard via headphone when system boot, restart and resume from S3. Modify De-Pop circuit. page 31,37.</p> <p>19. Taipei factory request : Add R391 for different battery charge current test at 8 cells and 4 cells. Page44.</p> <p>20. EMI request, load C144, C525. page 32.</p>

Rev	Date	Description
R1.00	03/12/19	1. Initial release.
R2.0 Orange Block	04/04/15	<p>21. ICH4 GPIO [24:43] , default state is output high, if PID_[0:3] be connected to GND by LCD cable, these GPIO will issue +V3.3( default output high) short to GND during system power on. Add R=2.2K to prevent this kind of situation. Page 15.</p> <p>22. Measurement team Problem: VGA EA fail below items 1,V-SYNC:under shoot over 30% of high level voltage range. 2,H-SYNC:over shoot over 30% of high level voltage range, under shoot over 30% of high level voltage range. Change Change C304, C305 from 5pF to 33pF. Page 13.</p> <p>23. EMI request use Choke on USB &amp; 1394 ports. Delete option R, don't co-layout. Page 22,34.</p> <p>24. EMI request : Add C531,C532,C533,C535. Delete C147,C433. Change C110,C163 connection. Change C410 location. Change C378,C379,C410,C163,C110 to 0.1uF/10V. Change C471,C468 to 0.1uF/25V. Change C45,C33,C28,C134,C332,C399,C341 to 0.1uF/10V and don't load. Change C40 to 0.1uF/10V. Change C249 to 0.1uF/25V and don't load.Page 10,46. Change R104 from 0 ohm to bead. Page 31.</p> <p>25. Change C26,C98,C104,C325(page3), C362(page7), C324,C329(page9), C436(page14), C190,C441(page16), C366,C367(page19), C247(page21), C467,C473,C478(page22), C236(page23), C209,C210,C211,C242(page40), from 0.01uF/25V to 0.01uF/10V. Use 10V is OK.</p> <p>26. Measurement team Problem: VGA EA fail in rise time and fall time of RGB signal at resolution 1024X768 at 60Hz. Change L6,L7,L8 from 75Ohm/100MHz to 70Ohm/100MHz. Page 13.</p> <p>27. Load FAN on/off component : /FAN_SPD. page 35.</p> <p>28. Change L53,L54 from 09-012400000 to 09-012400001 for cost down. page38.</p> <p>29. CON1,CON7,CON12,CON15 and J4 change to formal P/N. page 12,24,25,36,44.</p> <p>A3L. For A3L platform : change U32 to 852GM P/N:02-010185200,R148. page 6,7,8,9,40.</p>