

F6Ve SCHEMATIC Revision 1.0




PAGE	Content	PAGE	Content
SYSTEM PAGE REF.		POWER PAGE REF.	
4	CPU-PENRYN(1)	47	DC & BAT IN
5	CPU-PENRYN(2)	48	History(1)
6	CPU CAP, Thermal Senor	49	History(2)
7	CLOCK GEN._ICS9LPR363		
8	NB_-CANTIGA--CPU (1)		
9	NB_-CANTIGA--DDR2/PEG (2)		
10	NB_-CANTIGA--DDR2 bus (3)		
11	NB_-CANTIGA--POWER (4)		
12	NB_-CANTIGA--POWER (5)		
13	NB_-CANTIGA--GND/Strapping(6)		
14	DDR2 SO-DIMM_0		
15	DDR2 SO-DIMM_1		
16	DDR2 ADDRESS TERMINATION		
17	LVDS & INVERTER CONN		
18	CRT conn.		
19	MDC,HDMI conn.		
20	PCI-E--MINI CARD--(2)_WLAN		
21	B/T,F/P& TPM		
22	B TO B CONN(M)		
23	HDD & CD-ROM CONN		
24	USB PORT		
25	SB_-ICH9M--(1)-CPU,SATA,AUDIO		
26	SB_-ICH9M--(2)-PCI,PCI-E,USB		
27	SB_-ICH9M--(3)-GPIO		
28	SB_-ICH9M--(4)-PWR/GND		
29	PCI-E--LAN_RTL8111C		
30	ESATA CONNECTOR		
31	SB_-ICH9M--(5)-SPI ROM		
32	EMPTY		
33	NEWCARD		
34	EC-IT8512 (1)		
35	EC-IT8512 (2)		
36	CARD READER_AU6371		
37	DISCHARGE		
38	Instant Key & Touch Pad		
39	LEDs		
40	M92-S2--PCIE (1)		
41	M92-S2--MAIN (2)		
42	M92-S2--Mem Ctrl(3)		
43	M92-S2--VRAM (4)		
44	M92-S2--POWER (5)		
45	M92-S2--LVDS(6)		
46	SREW HOLE		

<small><Variant Name></small>	
ASUS <small>ASUSTeK COMPUTER INC</small>	Title :PAGE REF. Engineer: Kent Qi
<small>Size</small> Custom	<small>Project Name</small> F6Ve
<small>Date</small> Friday, September 26, 2008	<small>Rev</small> 1.0
<small>Sheet 1 of 64</small>	

F6Ve BLOCK DIAGRAM

Internal IO



TP&F/P CON




MD

CON








Internal IO CON with Cable for IO Board



SPEAKER



INT. MIC CON



FSB 1066MHz

DDR2 SDRAM 667/800MHz

PCI-E X8

DMI X4

USB2.0

PCI EXPRESS X1

USB2.0





ACZ



SATA II



LPC, 33MHz



IO Board



<Variant Name>

		Title : BLOCK DIAGRAM	
ASUSTeK COMPUTER INC		Engineer: Kent Qi	
Size	Project Name	Rev	
Custom	F6Ve	1.0	
Date: Friday, September 26, 2008		Sheet	2 of 64

ICH9-M GPIO

ICH9-M GPIO	Use As	Signal Name	Power
GPIO 00	GPI	PM5VNCB(programmed as GPIO)	+3VS
GPIO 01	-	DOCKING_DET# EXT PU @	+3VS
GPIO [2:5]	GPI/OD	PCI_INT[E:H]#EXT PU	+3VS
GPIO 06	-	UNDOCKING_BTN# EXT PU @	+3VS
GPIO 07	-	Ide_BAY_IN# EXT PU @	+3VS
GPIO 08	-	EXT_SMI# EXT PU	+3VSUS
GPIO 09	-	WOL_EN EXT PU/PD @	+3VSUS
GPIO 10	GPI	RTLAN_DSM# EXT PU	+3VSUS
GPIO 11	Native	EXT_SCI#(Programmed as GPI)	+3VSUS
GPIO 12	-	HDTV_DET# EXT PU @	+3VSUS
GPIO 13	-	CB_SD# (TP)	+3VSUS
GPIO 14	-	AC_PRESENT EXT PU	+3VSUS
GPIO 15(DT)	Native	STP_PCI#(PU to +3VS)	+3VSUS
GPIO 16	Native	PM DPRSLPVR INT PD	+3VS
GPIO 17	GPO	WLAN_LED EXT PD	+3VS
GPIO 18	-	-	+3VS
GPIO 19	GPI	- EXT PU	+3VS
GPIO 20	GPO	UWB_ON INT PD	+3VS
GPIO 21	GPI	- EXT PU	+3VS
GPIO 22	-	BT_DET# EXT PU @	+3VS
GPIO 23	Native	ICH_LDRQ1# INT PU	+3VS
GPIO 24	-	-	+3VSUS
GPIO 25(DT)	Native	STP_CPU#(PU to +3VS)	+3VSUS
GPIO 26	-	-	+3VSUS
GPIO 27	GPO	BT_ON	+3VSUS
GPIO 28	GPO	BT_LED	+3VSUS
GPIO 29	Native	USB_OC#5	+3VSUS
GPIO 30	Native	USB_OC#6	+3VSUS
GPIO 31	Native	USB_OC#7	+3VSUS
GPIO 32(DT)	Native	PM_CLKRUN#	+3VS
GPIO 33	-	- INT PU	+3VS
GPIO 34	-	-	+3VS
GPIO 35	-	SATACLKREQ# EXT PU @	+3VS
GPIO 36	GPI	- EXT PU	+3VS
GPIO 37	GPI	PCB_ID0	+3VS
GPIO 38	GPI	PCB_ID1	+3VS
GPIO 39	GPI	PCB_ID2	+3VS
GPIO 40	Native	USB_OC1#	+3VSUS
GPIO 41	Native	USB_OC2#	+3VSUS
GPIO 42	Native	USB_OC3#	+3VSUS
GPIO 43	Native	USB_OC4#	+3VSUS
GPIO 44	Native	USB_OC8#	+3VSUS
GPIO 45	Native	USB_OC9#	+3VSUS
GPIO 46	GPO	USB_OC10#/WLAN_ON	+3VSUS
GPIO 47	Native	USB_OC11#	+3VSUS
GPIO 48	GPI	EMAIL_LED EXT PD @	+3VS
GPIO 49	-	- INT PU	+3VS
GPIO 50	Native	PCI_REQ#1	+5VS
GPIO 51	Native	PCI_GNT#1 INT PU	+3VS
GPIO 52	Native	PCI_REQ#2	+5VS
GPIO 53	Native	PCI_GNT#2 INT PU	+3VS
GPIO 54	Native	PCI_REQ#3	+5VS
GPIO 55	Native	PCI_GNT#3 INT PU	+3VS
GPIO 56	-	- EXT PU	+3VSUS
GPIO 57	GPI	MEM_ID1 EXT PU @	+3VSUS
GPIO 58	GPI	SPI_CS#1 INT PU	+3VSUS
GPIO 59	Native	USB_OC0#	+3VSUS
GPIO 60	GPO	RTLAN_DSM_EN/LINKALERT# EXT PU	+3VSUS

EC IT8512

EC GPIO	Use As	Signal Name	Power
GPIO0	GPO	PWR_LED#	
GPIO1	GPO	CHG_LED#	
GPIO2	GPO	BATSEL_3S#	
GPIO3	-	-	
GPIO4	GPO	LCD_BL_PWM	
GPIO5	GPO	FAN0_PWM	
GPIO6	-	-	
GPIO7	-	-	
GPIO8	GPO	CHG_EN#	
GPIO9	GPO	PRECHG	
GPIO10	-	-	
GPIO11	ALT	SMB0_CLK _{Battery}	
GPIO12	ALT	SMB0_DAT	
GPIO13	OD	A20GATE	
GPIO14	OD	RCIN#	
GPIO15	GPO	PM_RSMRST#	
GPIO16	ALT	SMB1_CLK _{ThermalSensor}	
GPIO17	ALT	SMB1_DAT	
GPIO18	GPO	PM_PWRBTN#	
GPIO19	GPI	AC_IN_OC#	
GPIO20	GPO	OP_SD#	
GPIO21	GPI	BAT1_IN_OC#	
GPIO22	GPI	RFON_SW#	
GPIO23	GPI	PWRLIMIT#	
GPIO24	GPI	PM_SUSC#	
GPIO25	ALT	BUF_PLT_RST#	
GPIO26	OD	EXT_SCI#	
GPIO27	OD	EXT_SMI#	
GPIO28	GPO	LCD_BACKOFF#	
GPIO29	GPI	FAN0_TACH	
GPIO30	GPO	SD_CD#_EC	
GPIO31	GPO	V5SUS_ON	
GPIO32	GPO	SUSC_EC#	
GPIO33	GPO	SUSB_EC#	
GPIO34	GPO	CPU_VRON	
GPIO35	GPI	PWR_SW#	
GPIO36	-	-	
GPIO37	GPI	LID_SW#	
GPIO38	-	-	
GPIO39	-	-	
GPIO40	GPI	MARATHON#	
GPIO41	-	-	
GPIO42	ALT	TP_CLK	
GPIO43	ALT	TP_DAT	
GPIO44	GPO	THRO_CPU	
GPIO45	-	-	
GPIO46	GPO	PM_THERM#_EC	
GPIO47	GPI	PM_SUSB#	
GPIO48	-	-	
GPIO49	-	-	
GPIO50	-	-	

EC GPIO	Use As	Signal Name	Power
GPIO0	-	-	
GPIO1	-	-	
GPIO2	-	-	
GPIO3	OD	PM_CLKRUN#	
GPIO4	GPO	3G_ON#	
GPIO5	-	-	
GPIO6	GPO	BAT_LEARN	
GPIO7	-	-	
GPIO8	-	-	
GPIO9	-	-	
GPIO10	GPO/OD	CAP_LED#	
GPIO11	-	-	
GPIO12	GPI	VGA_ALERT#	
GPIO13	GPI	SUS_PWRGD	
GPIO14	GPI	ALL_SYSTEM_PWRGD	
GPIO15	GPI	VRM_PWRGD	
GPIO16	GPI	FWR_MON	
GPIO17	-	-	
GPIO18	GPI	KB_ID0 (NC)	
GPIO19	GPI	KB_ID1 (NC)	
GPIO20	GPO	EC_CLK_EN	
GPIO21	GPO	PM_PWROK	
GPIO22	GPI	-	
GPIO23	GPO	BATSEL_2P#	
GPIO24	-	-	
GPIO25	-	-	
GPIO26	-	-	
GPIO27	-	-	
GPIO28	-	-	
GPIO29	-	-	
GPIO30	-	-	
GPIO31	-	-	
GPIO32	-	-	
GPIO33	-	-	
GPIO34	-	-	
GPIO35	-	-	
GPIO36	-	-	
GPIO37	-	-	
GPIO38	-	-	
GPIO39	-	-	
GPIO40	-	-	
GPIO41	-	-	
GPIO42	-	-	
GPIO43	-	-	
GPIO44	-	-	
GPIO45	-	-	
GPIO46	-	-	
GPIO47	-	-	
GPIO48	-	-	
GPIO49	-	-	
GPIO50	-	-	
GPIO51	-	-	
GPIO52	-	-	
GPIO53	-	-	
GPIO54	-	-	
GPIO55	-	-	
GPIO56	-	-	
GPIO57	-	-	
GPIO58	-	-	
GPIO59	-	-	
GPIO60	-	-	

SM_BUS ADDRESS :


SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
Thermal Sensor(G780)	1001100x (98)
VGA Thermal IC(G781-1)	1001101x (9A)

PCIE 1	PCIE 2	PCIE 3	PCIE 4	PCIE 5	PCIE 6
WLAN	Newcard			UWB(TBD)	LAN



USB 0	USB 1	USB 2	USB 3	USB 4	USB 5	USB 6	USB 7	USB 8	USB 9	USB 10	USB 11
USB Conn	USB Conn	USB Conn	USB Conn	CMOS Camera	CardReader	UWB(TBD)	WiMax	NewCard	3G Card	Bluetooth	FINGER PRINT

SATA 0	SATA 1	SATA 4	SATA 5
SATA HDD	SATA ODD		ESATA


GPIO3: Internal Pull High. Go Lower Flash Description Security will be overridden.




Place on Top




Zo=55 Ohm, 0.5" max for GTL_REF



C0466 TEST4:CRB 0.1U Reserved DG & Checklist:NC







Comp 0,2: Zo=27.4 Ohm, trace length < 0.5"
Comp 1,3: Zo=55 Ohm, trace length < 0.5"



Follow DESIGN_IP M51Va




Table with columns: FSLC, FSLB, FSLA, BCLK, FSB, BSEL2, BSEL1, BSEL0 and rows of values.







Place on L1/L8, upper/lower side of inside socket. according intel layout suggestion.





Cap Follow DesignIP
22U/6.3V 0805_55:11G235222625320




Thermal Sensor

Close to Pin A24 & A25 of CPU





BCLK	FSB	FSLC	FSLB	FSLA
166	667	0	1	1
200	800	0	1	0
266	1066	0	0	0




<Variant Name>

ASUS Title : **CLOCK GEN**

ASUSTek COMPUTER INC Engineer: **Kent Qi**

Size Custom Project Name **F6Ve** Rev 1.0

Date: Friday, September 26, 2008 Sheet 7 of 64








U0801A		HOST	
H_D#0	F2	H_D#_0	
H_D#1	G8	H_D#_1	
H_D#2	F8	H_D#_2	
H_D#3	E6	H_D#_3	
H_D#4	G2	H_D#_4	
H_D#5	H6	H_D#_5	
H_D#6	H2	H_D#_6	
H_D#7	F6	H_D#_7	
H_D#8	D4	H_D#_8	
H_D#9	H4	H_D#_9	
H_D#10	M8	H_D#_10	
H_D#11	M11	H_D#_11	
H_D#12	J1	H_D#_12	
H_D#13	J2	H_D#_13	
H_D#14	N12	H_D#_14	
H_D#15	J6	H_D#_15	
H_D#16	L2	H_D#_16	
H_D#17	R2	H_D#_17	
H_D#18	N9	H_D#_18	
H_D#19	L6	H_D#_19	
H_D#20	M5	H_D#_20	
H_D#21	J3	H_D#_21	
H_D#22	N2	H_D#_22	
H_D#23	R1	H_D#_23	
H_D#24	N5	H_D#_24	
H_D#25	N5	H_D#_25	
H_D#26	N6	H_D#_26	
H_D#27	P13	H_D#_27	
H_D#28	N8	H_D#_28	
H_D#29	L7	H_D#_29	
H_D#30	N10	H_D#_30	
H_D#31	M3	H_D#_31	
H_D#32	Y3	H_D#_32	
H_D#33	AD14	H_D#_33	
H_D#34	Y6	H_D#_34	
H_D#35	Y10	H_D#_35	
H_D#36	Y12	H_D#_36	
H_D#37	Y14	H_D#_37	
H_D#38	Y7	H_D#_38	
H_D#39	W2	H_D#_39	
H_D#40	AA8	H_D#_40	
H_D#41	Y9	H_D#_41	
H_D#42	AA13	H_D#_42	
H_D#43	AA9	H_D#_43	
H_D#44	AA11	H_D#_44	
H_D#45	AD11	H_D#_45	
H_D#46	AD10	H_D#_46	
H_D#47	AD13	H_D#_47	
H_D#48	AE12	H_D#_48	
H_D#49	AE9	H_D#_49	
H_D#50	AA2	H_D#_50	
H_D#51	AD8	H_D#_51	
H_D#52	AA3	H_D#_52	
H_D#53	AD3	H_D#_53	
H_D#54	AD7	H_D#_54	
H_D#55	AE14	H_D#_55	
H_D#56	AE3	H_D#_56	
H_D#57	AC1	H_D#_57	
H_D#58	AE3	H_D#_58	
H_D#59	AC3	H_D#_59	
H_D#60	AE11	H_D#_60	
H_D#61	AE8	H_D#_61	
H_D#62	AG2	H_D#_62	
H_D#63	AD6	H_D#_63	
H_SWING	C5	H_SWING	
H_RCOMP	E3	H_RCOMP	
H_CPURST#		H_CPURST#	
H_CPUSLP#		H_CPUSLP#	
HVREF	A11	HVREF	
H_DVREF	B11	H_DVREF	

- [4] H_A#[35:3] H_A#[35:3]
- [4] H_REQ#[4:0] H_REQ#[4:0]
- [4] H_D#[63:0] H_D#[63:0]


- CLK_MCH_BCLK [7] CLK_MCH_BCLK# [7]

H_A#_3	A14	H_A#3
H_A#_4	C15	H_A#4
H_A#_5	F16	H_A#5
H_A#_6	H13	H_A#6
H_A#_7	C18	H_A#7
H_A#_8	M16	H_A#8
H_A#_9	J13	H_A#9
H_A#_10	P16	H_A#10
H_A#_11	R16	H_A#11
H_A#_12	N17	H_A#12
H_A#_13	M13	H_A#13
H_A#_14	E17	H_A#14
H_A#_15	P17	H_A#15
H_A#_16	E17	H_A#16
H_A#_17	G20	H_A#17
H_A#_18	B19	H_A#18
H_A#_19	J16	H_A#19
H_A#_20	E20	H_A#20
H_A#_21	H16	H_A#21
H_A#_22	J20	H_A#22
H_A#_23	L17	H_A#23
H_A#_24	A17	H_A#24
H_A#_25	B17	H_A#25
H_A#_26	L16	H_A#26
H_A#_27	C21	H_A#27
H_A#_28	J17	H_A#28
H_A#_29	H20	H_A#29
H_A#_30	B18	H_A#30
H_A#_31	K17	H_A#31
H_A#_32	B20	H_A#32
H_A#_33	F21	H_A#33
H_A#_34	K21	H_A#34
H_A#_35	L20	H_A#35
H_ADS#	H12	H_ADS# [4]
H_ADSTB#_0	B16	H_ADSTB#0 [4]
H_ADSTB#_1	G17	H_ADSTB#1 [4]
H_BNR#	A3	H_BNR# [4]
H_BPR#	E11	H_BPR# [4]
H_BR0#	G12	H_BR0# [4]
H_DEFER#	E9	H_DEFER# [4]
H_DBSY#	B10	H_DBSY# [4]
HPLL_CLK	AH7	HPLL_CLK# [7]
H_DPWR#	J11	H_DPWR# [4]
H_DRDY#	E9	H_DRDY# [4]
H_HIT#	H9	H_HIT# [4]
H_HITM#	E12	H_HITM# [4]
H_LOCK#	H11	H_LOCK# [4]
H_TRDY#	C9	H_TRDY# [4]
H_DINV#_0	J8	H_DINV#0 [4]
H_DINV#_1	L3	H_DINV#1 [4]
H_DINV#_2	Y13	H_DINV#2 [4]
H_DINV#_3	Y1	H_DINV#3 [4]
H_DSTBN#_0	L10	H_DSTBN#0 [4]
H_DSTBN#_1	M7	H_DSTBN#1 [4]
H_DSTBN#_2	AA5	H_DSTBN#2 [4]
H_DSTBN#_3	AE6	H_DSTBN#3 [4]
H_DSTBP#_0	L9	H_DSTBP#0 [4]
H_DSTBP#_1	M8	H_DSTBP#1 [4]
H_DSTBP#_2	AA6	H_DSTBP#2 [4]
H_DSTBP#_3	AE5	H_DSTBP#3 [4]
H_REQ#_0	B15	H_REQ#0
H_REQ#_1	K13	H_REQ#1
H_REQ#_2	F13	H_REQ#2
H_REQ#_3	B13	H_REQ#3
H_REQ#_4	B14	H_REQ#4
H_RS#_0	B6	H_RS#0 [4]
H_RS#_1	F12	H_RS#1 [4]
H_RS#_2	C8	H_RS#2 [4]

Place on Top





CRT_DDC could NC or GND (Checklist R1.0)



DG, Checklist: 500ohm CRB: 511ohm





2.6A for DDR2 667
3A for DDR2 800

Confirm by Intel
TINNA Confirm.

Need to check

Route VCC_AXG_SENSE and
VSS_AXG_SENSE differentially.

U0801G

- AP33 VCC_SM_1
- AN33 VCC_SM_2
- BH32 VCC_SM_3
- BG32 VCC_SM_4
- BF32 VCC_SM_5
- BD32 VCC_SM_6
- BC32 VCC_SM_7
- BB32 VCC_SM_8
- BA32 VCC_SM_9
- AY32 VCC_SM_10
- AV32 VCC_SM_11
- AL32 VCC_SM_12
- AJ32 VCC_SM_13
- AT32 VCC_SM_14
- AR32 VCC_SM_15
- AP32 VCC_SM_16
- AN32 VCC_SM_17
- BH31 VCC_SM_18
- BG31 VCC_SM_19
- BF31 VCC_SM_20
- BD29 VCC_SM_21
- BC29 VCC_SM_22
- BB29 VCC_SM_23
- BA29 VCC_SM_24
- AY29 VCC_SM_25
- AV29 VCC_SM_26
- AU29 VCC_SM_27
- AT29 VCC_SM_28
- AR29 VCC_SM_29
- AP29 VCC_SM_30
- AV29 VCC_SM_31
- AU29 VCC_SM_32
- AT29 VCC_SM_33
- AR29 VCC_SM_34
- AP29 VCC_SM_35

- BA36 VCC_SM_36/NC
- BB24 VCC_SM_37/NC
- BD16 VCC_SM_38/NC
- BB21 VCC_SM_39/NC
- AW16 VCC_SM_40/NC
- AW13 VCC_SM_41/NC
- AT13 VCC_SM_42/NC

- Y26 VCC_AXG_1
- AE25 VCC_AXG_2
- AB25 VCC_AXG_3
- AA25 VCC_AXG_4
- AE24 VCC_AXG_5
- AC24 VCC_AXG_6
- AA24 VCC_AXG_7
- Y24 VCC_AXG_8
- AE23 VCC_AXG_9
- AC23 VCC_AXG_10
- AB23 VCC_AXG_11
- AA23 VCC_AXG_12
- AJ21 VCC_AXG_13
- AG21 VCC_AXG_14
- AE21 VCC_AXG_15
- AC21 VCC_AXG_16
- AA21 VCC_AXG_17
- Y21 VCC_AXG_18
- AE20 VCC_AXG_19
- AE20 VCC_AXG_20
- AC20 VCC_AXG_21
- AB20 VCC_AXG_22
- AA20 VCC_AXG_23
- T17 VCC_AXG_24
- T16 VCC_AXG_25
- AM15 VCC_AXG_26
- AL15 VCC_AXG_27
- AL15 VCC_AXG_28
- AE15 VCC_AXG_29
- AJ15 VCC_AXG_30
- AH15 VCC_AXG_31
- AG15 VCC_AXG_32
- AE15 VCC_AXG_33
- AB15 VCC_AXG_34
- AA15 VCC_AXG_35
- Y15 VCC_AXG_36
- V15 VCC_AXG_37
- U14 VCC_AXG_38
- AM14 VCC_AXG_39
- VCC_AXG_40
- U14 VCC_AXG_41
- T14 VCC_AXG_42


- VCC_AXG_SENSE
- VSS_AXG_SENSE

CANTIGA_CHIPSET

- W28 VCC_AXG_NCTF_1
- W28 VCC_AXG_NCTF_2
- W26 VCC_AXG_NCTF_3
- W28 VCC_AXG_NCTF_4
- W25 VCC_AXG_NCTF_5
- W24 VCC_AXG_NCTF_6
- W24 VCC_AXG_NCTF_7
- W24 VCC_AXG_NCTF_8
- W23 VCC_AXG_NCTF_9
- V23 VCC_AXG_NCTF_10
- AM21 VCC_AXG_NCTF_11
- AL21 VCC_AXG_NCTF_12
- AK21 VCC_AXG_NCTF_13
- V21 VCC_AXG_NCTF_14
- V21 VCC_AXG_NCTF_15
- U21 VCC_AXG_NCTF_16
- AM20 VCC_AXG_NCTF_17
- AK20 VCC_AXG_NCTF_18
- W20 VCC_AXG_NCTF_19
- U20 VCC_AXG_NCTF_20
- AM19 VCC_AXG_NCTF_21
- AL19 VCC_AXG_NCTF_22
- AK19 VCC_AXG_NCTF_23
- AJ19 VCC_AXG_NCTF_24
- AH19 VCC_AXG_NCTF_25
- AG19 VCC_AXG_NCTF_26
- AF19 VCC_AXG_NCTF_27
- AE19 VCC_AXG_NCTF_28
- AB19 VCC_AXG_NCTF_29
- AA19 VCC_AXG_NCTF_30
- Y19 VCC_AXG_NCTF_31
- W19 VCC_AXG_NCTF_32
- V19 VCC_AXG_NCTF_33
- U19 VCC_AXG_NCTF_34
- AM17 VCC_AXG_NCTF_35
- AK17 VCC_AXG_NCTF_36
- AH17 VCC_AXG_NCTF_37
- AG17 VCC_AXG_NCTF_38
- AE17 VCC_AXG_NCTF_39
- AE17 VCC_AXG_NCTF_40
- AC17 VCC_AXG_NCTF_41
- AB17 VCC_AXG_NCTF_42
- Y17 VCC_AXG_NCTF_43
- W17 VCC_AXG_NCTF_44
- AM16 VCC_AXG_NCTF_45
- AL16 VCC_AXG_NCTF_46
- AK16 VCC_AXG_NCTF_47
- AJ16 VCC_AXG_NCTF_48
- AH16 VCC_AXG_NCTF_49
- AG16 VCC_AXG_NCTF_50
- AE16 VCC_AXG_NCTF_51
- AE16 VCC_AXG_NCTF_52
- AC16 VCC_AXG_NCTF_53
- AB16 VCC_AXG_NCTF_54
- AA16 VCC_AXG_NCTF_55
- Y16 VCC_AXG_NCTF_56
- W16 VCC_AXG_NCTF_57
- V16 VCC_AXG_NCTF_58
- U16 VCC_AXG_NCTF_59
- U16 VCC_AXG_NCTF_60



- AV44 VCC_SM_LF1
- BA37 VCC_SM_LF2
- AM40 VCC_SM_LF3
- AV21 VCC_SM_LF4
- AY5 VCC_SM_LF5
- AM10 VCC_SM_LF6
- BB13 VCC_SM_LF7

- VCC_SM_LF1
- VCC_SM_LF2
- VCC_SM_LF3
- VCC_SM_LF4
- VCC_SM_LF5
- VCC_SM_LF6
- VCC_SM_LF7



2.178A (W ME)
1.67A (W/O ME)

2.6A for DDR2 667
3A for DDR2 800




U0801F

- AG34 VCC_1
- AC34 VCC_2
- AB34 VCC_3
- AA34 VCC_4
- Y34 VCC_5
- U34 VCC_6
- U34 VCC_7
- AM33 VCC_8
- AK33 VCC_9
- AJ33 VCC_10
- AG33 VCC_11
- AF33 VCC_12
- AE33 VCC_13
- AC33 VCC_14
- AA33 VCC_15
- Y33 VCC_16
- W33 VCC_17
- V33 VCC_18
- U33 VCC_19
- AH28 VCC_20
- AF28 VCC_21
- AC28 VCC_22
- AA28 VCC_23
- AJ26 VCC_24
- AG26 VCC_25
- AE26 VCC_26
- AC26 VCC_27
- AH25 VCC_28
- AG25 VCC_29
- AF25 VCC_30
- AG24 VCC_31
- AJ23 VCC_32
- AC26 VCC_33
- AH23 VCC_34
- AF23 VCC_35

- T32 VCC_35






- VCC_NCTF_1
- VCC_NCTF_2
- VCC_NCTF_3
- VCC_NCTF_4
- VCC_NCTF_5
- VCC_NCTF_6
- VCC_NCTF_7
- VCC_NCTF_8
- VCC_NCTF_9
- VCC_NCTF_10
- VCC_NCTF_11
- VCC_NCTF_12
- VCC_NCTF_13
- VCC_NCTF_14
- VCC_NCTF_15
- VCC_NCTF_16
- VCC_NCTF_17
- VCC_NCTF_18
- VCC_NCTF_19
- VCC_NCTF_20
- VCC_NCTF_21
- VCC_NCTF_22
- VCC_NCTF_23
- VCC_NCTF_24
- VCC_NCTF_25
- VCC_NCTF_26
- VCC_NCTF_27
- VCC_NCTF_28
- VCC_NCTF_29
- VCC_NCTF_30
- VCC_NCTF_31
- VCC_NCTF_32
- VCC_NCTF_33
- VCC_NCTF_34
- VCC_NCTF_35
- VCC_NCTF_36
- VCC_NCTF_37
- VCC_NCTF_38
- VCC_NCTF_39
- VCC_NCTF_40
- VCC_NCTF_41
- VCC_NCTF_42
- VCC_NCTF_43
- VCC_NCTF_44

CANTIGA_CHIPSET

















Power disable guidelines
Refer to Design Guide Table 103

iAMT Power disable guidelines
Refer to Design Guide 5.3.23.4





POWER





[10] M_A_DQ[0..63] M_A_DQ[0..63]

P/N : 12G025022004






<Variant Name>


ASUS Title : DDR2 SO-DIMM 0

ASUSTeK COMPUTER INC Engineer: Kent Qi

Size	Project Name	Rev
Custom	F6Ve	1.0
Date: Friday, September 26, 2008	Sheet 14 of 64	




Layout Note: Place these Caps near SO DIMM 1



DDR2_DIMM_200P
DDR2 DIMM 200P,1.8V,H:9.2mm,ST
12G025C22004


<Variant Name>

ASUS		Title : DDR2 SO-DIMM_1	
ASUSTeK COMPUTER INC		Engineer: Kent Qi	
Size	Project Name	Rev	
Custom	F6Ve	1.0	
Date: Friday, September 26, 2008	Sheet	15	of 64





- M_A_A[0..13] [10,14]
- M_A_BS[0..2] [10,14]
- M_B_A[0..13] [10,15]
- M_B_BS[0..2] [10,15]
- M_CKE[0..3] [9,14,15]
- M_ODT[0..3] [9,14,15]

Layout note: Place array cap close to each pullup resistors terminated to +0.9VS





LCD Power



Cable Requirement:
 Impedence: 100 ohm +/- 10%
 Length Mismatch <= 10 mils
 Twisted Pair(Not Ribbon)
 Maximum Length <= 16"


Inverter/CCD conn.






<Variant Name>



Close to CONNECTOR



Close to CONNECTOR







MDC CON.



Note: 1. R1930,R1931,R1932: For EMI.(default=0 ohm)
 2. HDMI_DDC_CLK,HDMI_DDC_DATA: +3V tolerant


WLAN/WIMAX

P/N :12G030000523




<Variant Name>



ASUS		Title : MINI CARD--(1)	
ASUSTeK COMPUTER INC		Engineer: Kent Qi	
Size	Project Name	Rev	
Custom	F6Ve	1.0	
Date: Friday, September 26, 2008	Sheet	20	of 64



TPM Module Conn.



<Variant Name>




<Variant Name>

ASUS		Title : B TO B CONN(M)
ASUSTeK COMPUTER INC		Engineer: Kent Qi
Size	Project Name	Rev
Custom	F6Ve	1.0
Date: Friday, September 26, 2008	Sheet	22 of 64


SATA HDD CON

12G15100022K







SATA ODD CON

P/N: 12G151000138



<Variant Name>






LCI/GLCI disable guidelines
Design guide 4.11.19

GPIO33:Flash Descriptor Security Override
High = Enable (Default)
Low = Overridden



FOR SATA HDD
FOR SATA ODD

Change R2566 from 24.9ohm to 22ohm to increase SATA driving Strength.(ESATA)



[ICH_TP3, ACZ_SDOUT] : XOR Chain Entrance Strap


- 00 = Reserved
- 01= Enter XOR Chain
- 10= Normal Operation (Default)
- 11= Set PCIe Port Config Bit 1






PCIE 1	
PCIE 2	WLAN
PCIE 3	Newcard
PCIE 4	
PCIE 5	UWB
PCIE 6	LAN

ICH9 Boot BIOS select








	GNT#0	SPICS#1	
LPC	11	1	1 (default)
PCI	10	1	0
SPI	01	0	1



SPI_MOSI (relate to MCH_CFG_6)
iTPM Enable
H: Enable (F6V)
L: Disable(Default)






USB 0	USB Conn
USB 1	USB Conn
USB 3	USB Conn
USB 4	CMOS Camera
USB 5	CardReader
USB 6	UWB
USB 7	WiMax
USB 8	NewCard
USB 9	3G Card
USB 10	Bluetooth
USB 11	FINGER PRINT




No Reboot Strap
 Low = Default
 High = No Reboot

PWM For Desktop only




Follow M51Va



CRB:1K, Checklist:10K

Follow M51Va

R2740 stuff & R2724 should be NC.



www.bufanxiu.com

U2501F

A23	VccRTC
A6	V5REF
AE1	V5REF_Sus
Vcc1_5_B_1	Vcc1_5_B_1
Vcc1_5_B_2	Vcc1_5_B_2
Vcc1_5_B_3	Vcc1_5_B_3
Vcc1_5_B_4	Vcc1_5_B_4
Vcc1_5_B_5	Vcc1_5_B_5
Vcc1_5_B_6	Vcc1_5_B_6
Vcc1_5_B_7	Vcc1_5_B_7
Vcc1_5_B_8	Vcc1_5_B_8
Vcc1_5_B_9	Vcc1_5_B_9
Vcc1_5_B_10	Vcc1_5_B_10
Vcc1_5_B_11	Vcc1_5_B_11
Vcc1_5_B_12	Vcc1_5_B_12
Vcc1_5_B_13	Vcc1_5_B_13
Vcc1_5_B_14	Vcc1_5_B_14
Vcc1_5_B_15	Vcc1_5_B_15
Vcc1_5_B_16	Vcc1_5_B_16
Vcc1_5_B_17	Vcc1_5_B_17
Vcc1_5_B_18	Vcc1_5_B_18
Vcc1_5_B_19	Vcc1_5_B_19
Vcc1_5_B_20	Vcc1_5_B_20
Vcc1_5_B_21	Vcc1_5_B_21
Vcc1_5_B_22	Vcc1_5_B_22
Vcc1_5_B_23	Vcc1_5_B_23
Vcc1_5_B_24	Vcc1_5_B_24
Vcc1_5_B_25	Vcc1_5_B_25
Vcc1_5_B_26	Vcc1_5_B_26
Vcc1_5_B_27	Vcc1_5_B_27
Vcc1_5_B_28	Vcc1_5_B_28
Vcc1_5_B_29	Vcc1_5_B_29
Vcc1_5_B_30	Vcc1_5_B_30
Vcc1_5_B_31	Vcc1_5_B_31
Vcc1_5_B_32	Vcc1_5_B_32
Vcc1_5_B_33	Vcc1_5_B_33
Vcc1_5_B_34	Vcc1_5_B_34
Vcc1_5_B_35	Vcc1_5_B_35
Vcc1_5_B_36	Vcc1_5_B_36
Vcc1_5_B_37	Vcc1_5_B_37
Vcc1_5_B_38	Vcc1_5_B_38
Vcc1_5_B_39	Vcc1_5_B_39
Vcc1_5_B_40	Vcc1_5_B_40
Vcc1_5_B_41	Vcc1_5_B_41
Vcc1_5_B_42	Vcc1_5_B_42
Vcc1_5_B_43	Vcc1_5_B_43
Vcc1_5_B_44	Vcc1_5_B_44
Vcc1_5_B_45	Vcc1_5_B_45
Vcc1_5_B_46	Vcc1_5_B_46
Vcc1_5_B_47	Vcc1_5_B_47
Vcc1_5_B_48	Vcc1_5_B_48
Vcc1_5_B_49	Vcc1_5_B_49
Vcc3_3_1	Vcc3_3_1
Vcc3_3_2	Vcc3_3_2
Vcc3_3_3	Vcc3_3_3
Vcc3_3_4	Vcc3_3_4
Vcc3_3_5	Vcc3_3_5
Vcc3_3_6	Vcc3_3_6
Vcc3_3_7	Vcc3_3_7
Vcc3_3_8	Vcc3_3_8
Vcc3_3_9	Vcc3_3_9
Vcc3_3_10	Vcc3_3_10
Vcc3_3_11	Vcc3_3_11
Vcc3_3_12	Vcc3_3_12
Vcc3_3_13	Vcc3_3_13
Vcc3_3_14	Vcc3_3_14
VccHDA	VccHDA
VccSUS_HDA	VccSUS_HDA
VccSUS1_05_1	VccSUS1_05_1
VccSUS1_05_2	VccSUS1_05_2
VccSUS1_5_1	VccSUS1_5_1
VccSUS1_5_2	VccSUS1_5_2
VccSUS3_3_1	VccSUS3_3_1
VccSUS3_3_2	VccSUS3_3_2
VccSUS3_3_3	VccSUS3_3_3
VccSUS3_3_4	VccSUS3_3_4
VccSUS3_3_5	VccSUS3_3_5
VccSUS3_3_6	VccSUS3_3_6
VccSUS3_3_7	VccSUS3_3_7
VccSUS3_3_8	VccSUS3_3_8
VccSUS3_3_9	VccSUS3_3_9
VccSUS3_3_10	VccSUS3_3_10
VccSUS3_3_11	VccSUS3_3_11
VccSUS3_3_12	VccSUS3_3_12
VccSUS3_3_13	VccSUS3_3_13
VccSUS3_3_14	VccSUS3_3_14
VccSUS3_3_15	VccSUS3_3_15
VccSUS3_3_16	VccSUS3_3_16
VccSUS3_3_17	VccSUS3_3_17
VccSUS3_3_18	VccSUS3_3_18
VccSUS3_3_19	VccSUS3_3_19
VccSUS3_3_20	VccSUS3_3_20
VccCL1_05	VccCL1_05
VccCL1_5	VccCL1_5
VccCL3_3_1	VccCL3_3_1
VccCL3_3_2	VccCL3_3_2
VccLAN1_05_1	VccLAN1_05_1
VccLAN1_05_2	VccLAN1_05_2
VccLAN3_3_1	VccLAN3_3_1
VccLAN3_3_2	VccLAN3_3_2
VccGLAN1_5_1	VccGLAN1_5_1
VccGLAN1_5_2	VccGLAN1_5_2
VccGLAN1_5_3	VccGLAN1_5_3
VccGLAN1_5_4	VccGLAN1_5_4
VccGLAN3_3	VccGLAN3_3

U2501E


AA26	Vss1
AA27	Vss2
AA3	Vss3
AA6	Vss4
AB1	Vss5
AA23	Vss6
AB28	Vss7
AB29	Vss8
AB4	Vss9
AB5	Vss10
AC17	Vss11
AC26	Vss12
AC27	Vss13
AC3	Vss14
AD1	Vss15
AD10	Vss16
AD12	Vss17
AD13	Vss18
AD14	Vss19
AD17	Vss20
AD18	Vss21
AD21	Vss22
AD28	Vss23
AD29	Vss24
AD4	Vss25
AD5	Vss26
AD6	Vss27
AD7	Vss28
AD9	Vss29
AE12	Vss30
AE13	Vss31
AE14	Vss32
AE16	Vss33
AE17	Vss34
AE18	Vss35
AE2	Vss36
AE20	Vss37
AE24	Vss38
AE3	Vss39
AE6	Vss40
AE9	Vss41
AF13	Vss42
AF16	Vss43
AF19	Vss44
AF22	Vss45
AH26	Vss46
AE26	Vss47
AE27	Vss48
AE5	Vss49
AE7	Vss50
AF9	Vss51
AG13	Vss52
AG16	Vss53
AG18	Vss54
AG20	Vss55
AG23	Vss56
AG3	Vss57
AG6	Vss58
AG9	Vss59
AH12	Vss60
AH14	Vss61
AH17	Vss62
AH19	Vss63
AH2	Vss64
AH22	Vss65
AH25	Vss66
AH28	Vss67
AH5	Vss68
AH8	Vss69
AH12	Vss70
AH14	Vss71
AH17	Vss72
AH7	Vss73
B11	Vss74
B14	Vss75
B17	Vss76
B2	Vss77
B28	Vss78
B29	Vss79
B5	Vss80
B8	Vss81
C26	Vss82
C27	Vss83
E11	Vss84
E14	Vss85
E18	Vss86
E2	Vss87
E21	Vss88
E24	Vss89
E5	Vss90
E8	Vss91
F16	Vss92
F28	Vss93
F29	Vss94
G12	Vss95
G14	Vss96
G18	Vss97
G21	Vss98
G24	Vss99
G26	Vss100
G27	Vss101
G8	Vss102
H2	Vss103
H23	Vss104
H28	Vss105
H29	Vss106


ASUS Title: SB-ICH9M(PWR)


ASUSTeK COMPUTER INC. NB1 Engineer: Kent Qi

Size	Project Name	Rev
Custom	F6Ve	1.0

Date: Friday, September 26, 2008 Sheet 28 of 64











FOR iTPM

<Variant Name>


		Title : EMPTY	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name		Rev
Custom	F6Ve		1.0
Date: Friday, September 26, 2008		Sheet	32 of 64




NewCard Header
P/N:12G16130026R



Change Item 108.




For Debug





Bottom Contact


PWRLMT Circuit: For Battery 1P





P/N:12G182402404

For Keyboard






BT/WLAN SW




Touch-Pad/Finger Printer Conn.




<Variant Name>


PWR LED




BATTERY LED




WireLess/BT LED



SATA LED




Cap. Lock




[9] PCIEG_RXP[0..7]
[9] PCIEG_RXN[0..7]




PCIEB_RXN[0..7] [9]
PCIEB_RXP[0..7] [9]









[7] CLK_PCIE_PEG AK30
[7] CLK_PCIE_PEG# AK32
[9,26] PLT_RST# R4001 00hm AL27






PCI EXPRESS INTERFACE









RESYC	VSYNC	Function
L	L	No audio Function
L	H	Displayport and HDMI if vswing is detected
H	L	Displayport only
H	H	Both Displayport and HDMI











DRAM_RST NC for DDR2

DIVIDER RESISTORS	DDR2	DDR3
MVREF TO 1.8V	100R	40.2R
MVREF TO GND	100R	100R






- [42] CLKA0
 - [42] CLKA0#
 - [42] CKEA0
 - [42] RASA0#
 - [42] CASA0#
 - [42] WEA0#
 - [42] CSA0#
 - [42] ODTA0
-
- [42] CLKA1
 - [42] CLKA1#
 - [42] CKEA1
 - [42] RASA1#
 - [42] CASA1#
 - [42] WEA1#
 - [42] CSA1#
 - [42] ODTA1
-
- [42] GMAA[15..0]
 - [42] QSA[7..0]
 - [42] QSA#[7..0]
 - [42] DQMA#[7..0]




HYB18T1G161C2F-20
500MHZ
Qimonda: 03G15163F510
Samsung: 03G15163F411












HYB18T1G161C2F-20
Qimonda: 03G15133F211
Hynix: 03G15133F114

ASUS Title : M92S2-MEM VRAM(4)
 ASUSTeK COMPUTER INC Engineer: Kent Qi
 Size Project Name
 Custom F6Ve
 Date: Friday, September 26, 2008 Sheet 43 of 64
 Rev 1.0









<Variant Name>


		Title : SCREW HOLE
ASUSTeK COMPUTER INC		Engineer:
Size	Project Name	Rev
Custom	F6Ve	1.0
Date: Friday, September 26, 2008		Sheet 46 of 64




<Variant Name>		ASUS		Title : DC & BAT IN	
ASUSTeK COMPUTER INC		Engineer:			
Size	Project Name	F6Ve		Rev	1.0
Custom				Date:	Friday, September 26, 2008
			Sheet	47	of 64


F6V-->F6Ve modify

- 9.1.1,Page40~45:Change GPU M82_SE to M92-S2
- 9.1.2,Page40:change PCIE series capacitance from Y5V to X7Y
- 9.1.3,Page44:change R4408 R4410 from 0402 to 0603 and change L4411 from 600mA to 2A for current
- 9.1.4,Page22:change R2002 from 0603 to 0805 for current
- 9.1.5,Page22:remove R2201 for current
- 9.2.1,Page36:reserved R3660 for crystal X3603
- 9.2.2,Page34:place R3439 for MARATHON# pull up +3VA_EC
- 9.2.3,Page17:remove F1702(INVERTER Pin19) for cost down
- 9.2.4,Page12:add R1210 and C1243 for VCCD_QDAC to 1.5VS
- 9.2.5,Page33:add R3309 for PCIE_WAKE
- 9.4.1,Page43:change same net name to divided different name, +1.8Vs_LVDS-->+1.8Vs_LVDS_E and +1.8Vs_LVDS_F, +1.1Vs_LVDS-->+1.1Vs_LVDS_E and +1.1Vs_LVDS_F
- 9.4.2,Page41:change R4188 to 0603 for current
- 9.5.1,Page40:remove PCIE_[8..15] for layout
- 9.5.2,Page41:Place R4140 R4142 prevent can not link
- 9.5.3,Page41:reserved Q4103 R4157 for AC_BATT_Detect
- 9.8.1,Page41:move memory ID from DPVDATA[0..3] to DPVDATA[20..23]
- 9.8.2,Page41:reserved R4235 for DRAM_RST pull up
- 9.8.3,Page41:reserved R4120,connect GPIO_17_thermal to EC for thermal protect.
- 9.9.1,Page29:change L2904 L2903 to R2900 R2901
- 9.9.2,Page17:change R1717 from 100K to 10K,change R1718 from 1M to 10K
- 9.9.3,Page42:reserved R4237 R4238 for pull up NC_MEM_CALRNO and NC_MEM_CALRN1 to +1.8VS, reserved R4236 for pull down NC_MEM_CALRP0 to ground
- 9.9.4,Page17:reserved R4159 R4160 for GPIO_TRSTB and PCIE_GPIO2 pull down
- 9.18.1,Page41:reserved R4161 for GPIO_23_CLKREQB pull up.



<Variant Name>

		Title : History(2)
ASUSTeK COMPUTER INC		Engineer:
Size	Project Name	Rev
Custom	F6Ve	1.0
Date: Friday, September 26, 2008		Sheet 49 of 64



input current 5.931A (+VCORE)

+VCORE (44A)




Close to Phase 1 Low-side MOSFET

Close to Pin 18

Close to Phase 1 Inductor


C8025 & C8026 for transient response


ASUS		Title :POWER_VCORE	
ASUSTek COMPUTER INC. NB		Engineer:	
Size	Project Name		Rev
Custom	F6V		1.0
Date:	Friday, September 26, 2008	Sheet	80 of 64




input current 0.65A (1.5V0)

input current 1.248A (+1.05)







<Variant Name>




Title : POWER_IO_+3VA0

ASUSTeK COMPUTER INC. NB


Engineer:

Size	Project Name	Rev
Custom	F6V	1.0


071017



(2.5A)



<Variant Name>

		Title : <i>N/A</i>	
ASUSTeK COMPUTER INC. NB		Engineer: <i>Ray</i>	
Size	Project Name	Rev	
B	F6V	1.0	
Date: <i>Friday, September 26, 2008</i>		Sheet	86 of 64

5

4

3

2

1

D

D

C

C

B

B

A

A

<Variant Name>

		Title : POWER_SHUTDOWN#	
ASUSTeK COMPUTER INC. NB		Engineer: <i>Ray</i>	
Size	Project Name	Rev	
Custom	F6V	1.0	
Date: Friday, September 26, 2008		Sheet	87 of 64

5

4

3

2

1

POWER PATH & BAT_LEARN

90 WATT

AC_IN Threshold 2.048Vmax A/D_DOCK_IN > 17.44V active

Adapter lin(max) = $[0.075V/Rsense(ADin)] * [VCLS/REF]$
 $Rsense(ADin) = 0.010ohm$
 $VCLS = 2.5341V$
 $\Rightarrow lin(max) = 4.5A$
 $\Rightarrow Constant Power = 19 * 4.5 = 85.5W$
 $\Rightarrow R571b = 20K, R571s = 30K$





Charge Current $ichg = [0.075V/Rsense(CHG)] * [VICTL/3.6V]$
 $Rsense(CHG) = 0.025ohm$
 $VICTL = 3V \Rightarrow Ichg = 2.5A$
 $VICTL = 1.68V \Rightarrow Ichg = 1.4A$


$Vbatt = Cell * (Vref + (VCTL - 1.8V) / 9.52)$
 $VCTL = 1.588V \Rightarrow Vbatt = 4.2V$

Mode pin : $Vmode > 2.6V$ (tie to LDO pin) \rightarrow 4 Cells
 $2.0 > Vmode > 1.6V$ (floating) \rightarrow 3 Cells
 $0.8 > Vmode$ (tie to GND) \rightarrow Learning mode


$VICTL < 0.8V$ or $DCIN < 7V \rightarrow$ Charger Disable

Precharge current = 150mA







<Variant Name>

		Title : <i>N/A</i>	
ASUSTeK COMPUTER INC. NB		Engineer: <i>Ehong-Ping</i>	
Size	Project Name		Rev
Custom	F6V		1.0
Date: <i>Friday, September 26, 2008</i>		Sheet	89 of 64

BATTERY IN DETECT




ADAPTER IN DETECT





+2.5VREF


SUSB#_PWR POWER



SUSC#_PWR POWER



POWER GOOD DETECTOR



FOR POWER TEST

