

EC-IT8511 GPIO SETTING

Pin	Pin Name	Signal Name	Type
32	PWM0/GPA0	LCD_BL_PWM	
33	PWM1/GPA1	FAN_PWM	
36	PWM2/GPA2	BAT1_CNT1#	I
37	PWM3/GPA3	BAT2_CNT1#	
38	PWM4/GPA4	CHG_LED_UP#	O
39	PWM5/GPA5	PWR_LED_UP#	O
40	PWM6/GPA6	BATSEL_3S#	O
43	PWM7/GPA7	LCD_BACKOFF#	O
153	RXD/GPB0	NUM_LED	O
154	TXD/GPB1	CAP_LED	O
162	GPB2	SCRLL_LED	O
163	SMCLK0/GPB3	SMB0_CLK	O
164	SMDAT0GPB4	SMB0_DAT	I/O
5	GA20/GPB5	A20GATE	O
6	KBRST#/GPB6	RCIN#	O
165	GPB7	THRO_CPU	O
47	CLKOUT/GPC0	N/A	
169	SMCLK1/GPC1	SMB1_CLK	O
170	SMDAT1/GPC2	SMB1_DAT	I/O
171	GPC3	PWRLIMIT#	O
172	TMR10/WUI2/GPC4	ACIN_OC#	I
175	GPC5	OP_SD#	O
176	TMR11/WUI3/GPC6	BAT_IN_OC#	I
1	CK32KOUT/PC7	EC_IDE_RST#	O
26	R11#/WUI0/GPD0	SUSB#	I
29	R12#/WUI1/GPD1	SUSC#	I
30	LPCRST#/WUI4/GPD2	BUF_PLT_RST#	O
31	ECSCI#/GPD3	EXT_SCI#	O
41	GPD4	PM_ON_SW#	O
42	GINT/GPD5	PM_SLP_IM#	O
62	TACH0/GPD6	FAN0_TACH	O
63	TACH1/GPD7	COLOREN#	I
87	ADC4/GPE0	BLUETOOTH#	I
88	ADC5/GPE1	INTERNET#	I
89	ADC6/GPE2	MARATHON#	I
90	ADC7/GPE3	DISTP#	I
2	PWRSW/GPE4	PWR_SW#	I
44	WUI5/GPE5	BAT2_IN_OC#	I
24	LPCPD#/WUI6/GPE6	WLAN_SW#	I
25	CLKRUN#/WUI7/GPE7	ME_ALERT#	O
110	PS2CLK0/GPF0	NC/PS2CLK0	O
111	PS2DAT0/GPF1	NC/PS2DAT0	I/O
114	PS2CLK1/GPF2	DVD/CD_ON#	I
115	PS2DAT1/GPF3	TV_ON#	I
116	PS2CLK2/GPF4	TP_CLK	O
117	PS2DAT2/GPF5	TP_DAT	I/O
118	PS2CLK3/GPF6	SLOT_ON# ??	I
119	PS2DAT3/GPF7	INSTANT_ON#	I
113	FA16/GPG0	FA16_SWAP	O
112	FA17/GPG1	FA17	O
104	FA18/GPG2	FA18	O
103	FA19/GPG3	FA19 BAT2_IN_OC#	O
3	FA20/GPG4	LID_EC#	I
4	FA21/GPG5	BAT2_IN_OC#	I
27	LPC80HL/GPG6	PMTHERM#	O
28	LPC80LL/GPG7	AC_APR_UC#	I

Pin	Pin Name	Signal Name	Type
48	GPH0	VSUS_ON	O
54	GPH1	VSUS_GD	I
55	GPH2	CPUPWR_GD	I
69	GPH3	PM_PWRBTN#	O
70	GPH4	SUSC_EC#	O
75	GPH5	SUSB_EC#	O
76	GPH6	CPU_VRON	O
105	GPH7	PM_RSMRST#	O
148	GP10	ICH8_PWROK	O
149	GP11	ALL_SYS_PWRGD	I
152	GP12	BAT1_CNT2#	O
155	GP13	CHG_EN#	O
156	GP14	PRECHG	O
168	GP15	EC_CLK_EN	O
174	GP16	BAT_LEARN	O

SM_BUS ADDRESS :

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
Thermal Sensor(MAX6657)	1001100x (98)
VGA Thermal IC(G781-1)	1001101x (9A)

ICH8M_GPIO


Pin	Default	Use As	Signal Name	Power	Mux
GPIO 00	i	GPI	PM_BMBUSY#	+3VS	BM_BUSY#
GPIO 01	i	GPI	BT_DET#	+3VS	FACH1
GPIO [5:2]	i ^h z	GPI	PCI_INT[H:E]#	+3VS	PRIO[H:E]#
GPIO 06	i	GPO	BIOS_REC_? (TP)	+3VS	FACH2
GPIO 07	i	GPO	802_LED_EN	+3VS	FACH3
GPIO 08	i	GPI	EXTSM#	+3VSUS	WOL_EN
GPIO 09	i ^h z	GPO	LAN_WOL_EN_? (TP)	+3VSUS	LAN_EN
GPIO 10	i ^h z	GPO	RST#_NEWCARD	+3VSUS	SRBLERT#
GPIO 11	Nat	Nat	SMB_ALERT#	+3VSUS	SLAN_DOCK#
GPIO 12	i	GPI	KBC_SCI#	+3VSUS	ENERGY_DETECT
GPIO 13	Nat	GPI	N/A	+3VSUS	NETDETECT
GPIO 14	i ^h z	GPI	N/A	+3VSUS	STP_PCFG, No-GPIO in Mobile
GPIO 15	Nat	Nat	STP_PCI#	+3VSUS	DPBSLPVR
GPIO 16	Nat	Nat	PM_DPRSPLVR	+3VS	FACH6
GPIO 17	i	GPO	WLAN_ON#	+3VS	NA
GPIO 18	O	GPO	N/A	+3VS	SATA1GP
GPIO 19	i	GPO	CPU_SELECT	+3VS	NA
GPIO 20	O	GPO	BT_LED_EN	+3VS	SATA0GP
GPIO 21	i	GPI	CPPE_DET	+3VS	BL0CK
GPIO 22	i	GPI	N/A	+3VS	LDRQ1#
GPIO 23	Nat	Nat	N/A	+3VS	CLGPIO(MEM_LED), Not Cleared by CF9# RST event.
GPIO 24	O	GPO	MSK_PCIRST	+3VSUS	SA_STATE#
GPIO 25	Nat	Nat	STP_CPU#	+3VS	DRT_STATE#
GPIO 26	Nat	GPO	CPPE_EN	+3VSUS	DRT_STATE1
GPIO 27	O	GPO	BT_ON#	+3VSUS	DC7#
GPIO 28	O	GPO	CB_SD#_? (TP)	+3VSUS	CLKRUN#, No-GPIO in Mobile
GPIO 29	Nat	Nat	USB_OC#5	+3VSUS	HBA_DOCK_EN#
GPIO 30	Nat	Nat	USB_OC#6	+3VSUS	HBA_DOCK_RST#
GPIO 31	Nat	Nat	USB_OC#7	+3VSUS	SATACLKREQ#
GPIO 32	O	Nat	PM_CLKRUN#	+3VS	SATA2GP
GPIO 33	O	GPO	N/A	+3VS	SATA3GP
GPIO 34	O	GPO	N/A	+3VS	BL0AD
GPIO 35	O	GPO	SATACLKREQ#_? (TP)	+3VS	
GPIO 36	i	GPI	EMAIL_LED#_? (TP)	+3VS	
GPIO 37	i	GPI	PCB_ID0	+3VS	
GPIO 38	i	GPI	PCB_ID1	+3VS	

Pin	Default	Use As	Signal Name	Power	Mux
GPIO 39	i	GPI	PCB_ID2	+3VS	SDATAOUT0
GPIO [40:43]	Nat	Nat	USB_OC[4:1]#	+3VSUS	DCM1#
GPIO [47:44]	n/a	N/A	N/A	N/A	No implement
GPIO 48	i	Nat	N/A	+3VS	SDATAOUT1
GPIO 49	Nat	Nat	H_PWRGD	+VCORE	CPUPWRGD
GPIO 50	Nat	Nat	PCL_REQ1#	+5VS	REQ1#
GPIO 51	Nat	Nat	PCL_GNT1#	+3VS	ENT1#
GPIO 52	Nat	Nat	PCL_REQ2#	+5VS	REQ2#
GPIO 53	Nat	Nat	PCL_GNT2#	+3VS	ENT2#
GPIO 54	Nat	Nat	PCL_REQ3#	+5VS	REQ3#
GPIO 55	Nat	Nat	PCL_GNT3#	+3VS	ENT3#

<-Variant Name-

		Title : Schematic Info.	
ASUSTek COMPUTER INC		Engineer: <OrgAddr>	
Size	Project Name		Rev
Custom	F9E		2.00
Date: 2007.11.26.2007		Sheet	3 of 94

« Kennedy_Zhang »









VCCSENSE, VSSSENSE trace at 27.4 ohm with 50 mils spacing. Place PU and PD within 1" of CPU.

ASUS Title : MEROM CPU (2)
 ASUSTek COMPUTER INC. Engineer:
 Size Project Name Rev
 Custom F9E 2.02
 Date: 2007.08.25 Sheet 5 of 94

« Kennedy_Zhang »

Place on L1/L8, upper/lower side of inside socket, according intel layout suggestion.


+VCCP Decoupling Capacitor (Place near CPU)



-Variant Names-

ASUS		CPU CAP, Thermal Sensor	
ASUSTeK COMPUTER INC		Title :	
Size	Project Name	Engineer:	Rev
Custom	F9E		2.02
Date: 2007.08.23	Sheet	6	of 94

« Kennedy_Zhang »




<< Kennedy_Zhang >>

ASUS
ASUSTEK COMPUTER INC
Title : CLOCK GEN
Engineer:
Size : Project Name :
Date : 11/15/2007


RCOMP

For Calibrating the FSB I/O Buffer




SCOMP

For Slow Rate Compensation on the FSB



Voltage Swing


For Providing a Reference Voltage to The FSB RCOMP circuits



Pin list table for U0801A, listing pins H_D#0 to H_D#63 and H_A#3 to H_A#35, along with their corresponding signals and pin numbers.


HOST

Pin list table for HOST, listing pins H_ADS#, H_ADSTB#, H_BNR#, H_BREQ#, H_BREF#, H_DBSY#, H_DBSY#, H_DPWR#, H_DPRDY#, H_HIT#, H_HITM#, H_LOCK#, H_TRDY#, H_DINV#, H_AD13, H_DSTB#, H_REQ#, H_RS#, and H_RS# pins.




ASUS logo and project information: Title: 965GM - CPU (1), ASUSTek COMPUTER INC, Project Name: F9E, Date: 8/16/2007, Sheet 8 of 84.

« Kennedy_Zhang »




« Kennedy_Zhang »

ASUS Title : 965GM-DDR2/PEG (2)
 ASUSTek COMPUTER INC Engineer:
 Size Project Name: F9E Rev: 2.02
 Date: 8/16/2007 Sheet: 9 of 54



ASUS Title :965GM-DDR2 bus (3)
 ASUSTek COMPUTER INC Engineer:
 Size Project Name: Rev 2.02
 Date: 8/11/2007 Sheet 10 of 24


« Kennedy_Zhang »



« Kennedy_Zhang »

ASUS Title : 965GM-POWER (4)
 ASUSTeK COMPUTER INC Engineer:
 Size: Project Name:
 Custom: F9E Rev: 2.02
 Date: 2007.08.25.2007 Sheet: 11 of 94









NOTE: 0.1uF caps in 1.5VS_XPLL need to be located as edge caps within 200 mils.



« Kennedy Zhang »
HIGH LANES REVERSED

<Variant Name>

ASUS		Title : 965GM-POWER (5)	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	F9E	2.02	
Date: 8/8/2007	8/1/2007	Sheet	12 of 94





<Variant Name>

ASUS		Title : GND/Strapping (6)	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	F9E	2.02	
Date:	8/16/2007	Sheet	13 of 54

« Kennedy_Zhang »

10 M_A_DQ[0..63] M_A_DQ[0..63]

P/N : 12G025022004




<Variant Name>


ASUS		Title : DDR SO-DIMM 0	
ASUSTeK COMPUTER INC		Engineer:	
Site:	Project Name:		Rev
Custom	F9E		2.02
Date: 2007.05.25	2007	Sheet 14	of 94

<< Kennedy_Zhang >>


+0.9VS through JP8300 to +0.9V0



- M_A_A0[0..13] 10,14
- M_A_BS#0[0..2] 10,14
- M_B_BS#0[0..2] 10,15
- SCKE[0..3] 9,14,15
- ODT[0..3] 9,14,15



SWAPPED





Layout note: Place array cap close to each pullup resistors terminated to +0.9VS

-Variant Name-		ASUS		Title : DDR2 ADDR TERM	
ASUSTEK COMPUTER INC		Engineer:			
Size	Project Name	Custom		Rev	2.00
Custom	FOE	Date: 2007.11.26		Sheet	16 of 34


<< Kennedy_Zhang >>

LCD Power



Cable Requirement:
 Impedance: 100 ohm +/- 10%
 Length Mismatch <= 10 mils
 Twisted Pair(Not Ribbon)
 Maximum Length <= 16"

Inverter/CCD conn.




Use F3JA's inverter

BIOS LCD_BACKOFF#: When user push "Fn+F7" button, BIOS active this pin to turn off back light.

ASUS		Title : LVDS & INVERTER	
ASUSTEK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	F9E	2.00	
Date: 8/18/2007		Sheet	17 of 34



<< Kennedy_Zhang >>




TV

« Kennedy_Zhang »

-Variant Name-		Title : CRT	
ASUSTEK COMPUTER INC.		Engineer:	
Srs	Project Name	Rev	
C	P9E	2.00	
Date: 11/25/2007	Sheet	18	of 34



TP1 voltage spec: 4.8V~5.3V **HDMI CON.**



Max capacitance in HDMI source: 50pF (DDC_CLK, DDC_DATA)

Note:


1. L1901, L1902, L1903: For EMI. (default=0 ohm)
2. HDMI_DDC_CLK, HDMI_DDC_DATA: +5V tolerant pins of SI11392.

ASUSTek COMPUTER INC.		ASUS	
L15_ No.150_L1-Ta Rd, Taipei, Taiwan, ROC			
Title: MDC, HDMI CON			
Size: Custom	Document Number: F9E	Rev: 2.02	
Date: 2007.05.25	Sheet: 19	of 94	

« Kennedy_Zhang »

+3VAUX_GOLAN:+3.003V~+3.597V
 Max= 1100 mA
 +1.5VS:+1.425V~+1.575V
 Max= 375 mA




P/N : 12G03000523
WLAN





ASUSTek COMPUTER INC.		ASUS	
4 FL No.150, Li-Te Rd., Peitou, Taipei, Taiwan, ROC			
Title: MINI CARD-(1)			
Size: Custom	Document Number: F9E	Rev: 2.02	
Date: 五月 25, 2007	Sheet: 20	of: 94	

<< Kennedy_Zhang >>


Low -> Disable
High -> Enable



For Finger Printer




TPM Module CON



<-Variant Name->

ASUS		Title : BT,FP& TPM	
ASUSTEK COMPUTER INC	Project Name	Engineer:	Rev
Site	Project Name	Custom	2.00
Date: 2007.11.26	Sheet	21	of 85


<< Kennedy_Zhang >>




<Variant Name>

ASUS		Title : B TO B CONN(M)	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	F9E	2.00	
Date: 2007.05.28		Sheet	22 of 84

<< Kennedy_Zhang >>



PATA CD-ROM CON




<Variant Name>

ASUS		Title : HDD & CDROM	
ASUSTek COMPUTER INC		Engineer:	
Site	Project Name		Rev
Custom	F9E		2.00
Date: 8/18/07	8/18/07	Sheet	23 of 34



« Kennedy_Zhang »

+SUS_USB:
 +3VSUS for 06G016071010, SN74CB303306APWR cast#H
 +5VSUS for 06G004195011, SN74CBTD330106APWR cast#H



Layout note: 1A trace

USB
 P/N: 12G13102004N



USB_PWRSEL
 Select Enable (H)/ Disable (L)
 USB Port Charging Function on S4/ S5

GPIO6
 Select Enable (H)/ Disable (L)
 USB Port Power Interrupt

USB_PWRSEL	RM SUSCP#	USB_GV	USB_GSUS
H	X	L	H
L	L	H	L

<Variant Name>

ASUS Title : USB PORTS


ASUSTEK COMPUTER INC Engineer:

Site Project Name


Custom F9E Rev 2.00

Date: 2007.11.28.2007 Sheet 24 of 84


<< Kennedy_Zhang >>




U2501B



U2501D



U2503



- USB 0 USB Conn.
- USB 1 USB Conn.
- USB 2 Camera
- USB 3 Finger Printer
- USB 4 Bluetooth
- USB 5 Card Reader
- USB 6 Newcard
- USB 7 USB Conn.
- USB 8 NC
- USB 9 WWAN


ASUS Title : ICH8-M (2)

ASUSTAK COMPUTER INC. Engineer:

Size Project Name Custom F9E Rev 2.02

Date: 2007.05.25.2007 Sheet 26 of 64

<< Kennedy_Zhang >>



A1 setting,
Low(default):
address=0x70
High:
Address=0x72


pin13 (LA2) setting,
High(default):
address=0x72

ASUS		Title : HDMI	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	F9E	2.02	
Date: 2008.03.25.2007	Sheet	30	of 34


<< Kennedy_Zhang >>

		Title : EMPTY	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	F9E	2.02	
Date:	2007.12.25	Sheet	31 of 34

<< Kennedy_Zhang >>

<Variant Name>		
 Title : EMPTY		
ASUSTEK COMPUTER INC Engineer:		
Site	Project Name	Rev
Custom	F9E	2.00
Date: 8/18/2007	Sheet	32 of 34

« Kennedy_Zhang »



<< Kennedy_Zhang >>


ASUSTek COMPUTER INC.

4 FL, No.150, Li-Ta Rd., Peitou, Taipei, Taiwan, ROC


Size	Document Number	Rev
Custom	F0E	2.02

Date: 2007.05.25 Sheet 33 of 63

EC Hardware Strapping





ISA ROM_TSOP




P/N:12G182402404


For Keyboard



For Debug




PWRLMT Circuit: For 65W adaptor.



<Variant Name>

ASUS		Title : ISA_ROM&KB.com	
ASUSTEK COMPUTER INC		Engineer:	
Site	Project Name	Rev	
Custom	FSE	2.00	
Date: 8/18/2007		Sheet	35 of 34

<< Kennedy_Zhang >>




ASUS Title: **CR_RTSS-5158 & 4-in-1 CON**

ASUSTek COMPUTER INC. Engineer:

Size	Project Name	Rev
Custom	F9E	2.02
Date: 農曆年 正月 25, 2007	Sheet 36	of 69

<< Kennedy_Zhang >>






<Variant Name>






ASUS		Title : DISCHARGE
ASUSTEK COMPUTER INC		Engineer:
Site	Project Name	Rev
Custom	F9E	2.00
Date: 8/28, 8/28, 2007	Sheet	37 of 34

« Kennedy_Zhang »

For Power Button




For Touch-Pad




ASUS		Title : KEY & LED	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	F9E	2.00	
Date: 8/18, 8/18, 2007		Sheet: 38	of 34

« Kennedy_Zhang »


For PWR LED




For BATTERY LED




For WireLess LED




For BT LED




For SATA/IDE LED



For Num Lock




For Cap. Lock




<Variant Name>

ASUS		Title : LEDs	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	F9E	2.02	
Date: 五月 25, 2007	Sheet	39	of 84


<< Kennedy_Zhang >>

<Variant Name>		
		Title : EMPTY
ASUSTEK COMPUTER INC		Engineer:
Site	Project Name	Rev
Custom	F9E	2.00
Date:	8/18, 8/18, 2007	Sheet 40 of 84


« Kennedy_Zhang »

-Variant Name-		Title : EMPTY	
		Engineer:	
ASUSTEK COMPUTER INC.			
Size	Project Name	Rev	
C	F95	2.02	
Date:	10/25/2007	Sheet:	41 of 44


« Kennedy_Zhang »

<Variant Name>		
		Title : EMPTY
ASUSTEK COMPUTER INC Engineer:		
Site	Project Name	Rev
Custom	F9E	2.00
Date:	8/18/2007	Sheet 42 of 84


« Kennedy_Zhang »

<Variant Name>		
		Title : EMPTY
ASUSTeK COMPUTER INC Engineer:		
Site	Project Name	Rev
Custom	F9E	2.00
Date:	8/18/2007	Sheet 43 of 84

« Kennedy_Zhang »







<Variant Name>		Title : EMPTY	
		Engineer:	
Site	Project Name	Rev	
Custom	F9E	2.00	
Date: 8/18/2007		Sheet	44 of 54

« Kennedy_Zhang »

<Variant Name>		
		Title : EMPTY
ASUSTEK COMPUTER INC Engineer:		
Site	Project Name	Rev
Custom	F9E	2.00
Date:	8/18/2007	Sheet 45 of 84

« Kennedy_Zhang »



EMI SPRING



<Variant Name>

		Title : HDD & CDROM	
ASUSTeK COMPUTER INC		Engineer:	
Site	Project Name		Rev
Custom	F9E		2.00
Date: 8/18/2007		Sheet	46 of 54

<< Kennedy_Zhang >>



ASUS		Title : DC & BAT IN	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name		Rev
Custom	F9E		2.02
Date:	日期: 07/25/2007	Sheet	47 of 94

« Kennedy_Zhang »

F9E R1.0 => R1.1
(Release on 2007/03/09)

- 1. P.81: Change CE8101 from un-mount to mount and CE8105 from mount to un-mount to make output choke to place close to output capacitor.
- 2. P.82: Change R8619 to 1K0HM for OCP issue.
- 3. P.82: Change R8619 to 5.0K0HM for load line issue.
- 4. P.86: Change R8620 and R8627 to 30.10HM for common part issue.
- 5. P.17: CCB polyswitch(F1701) change to 076914050192(BAVCHEM 500mA).
- 6. P.17: R1705 change from 100ohm to 390 ohm to meet CMO discharge timing (5ms) (same).
- 7. P.20: Change CON2001 to 12G030000523 for WLAN's thermal.
- 8. P.24: Change U2401 to 06G004195011,unmount R2401, mount R2402 for costdown.
- 9. P.34: Mount R3455 to meet EC's timing requirement. (ALL_SYSTEM_PWRGD-->110ms-->CPU_VRCN)

(Release on 2007/03/20)

- 10. P.36: Add C3601,C3602,R3602,R3609 to fix MS Duo adaptor short issue
- 11. P.36: Add C3620-C3624,R3614-R3618 for MS timing.
- 12. P.47: Change C4701 from 11G234110612510 to 11G234210612320 for F9DC capacitor burning issue.
- 13. P.07: Change R0712 from 220ohm to 270ohm for clock signal quality
- 14. Change footprint for layout request: R1901,R1902,,R3601,U3207,U8801
- 15. For EMI request: Add C1416,C1417,C1601,C1602,C3606,C3802

(Release on 2007/03/23)

- 16. P.82: Mount CE8209 for +1.05V0 to provide VCCGFX.
- 17. P.83: Add C8314 for EMI solution.
- 18. P.86: Unmount all components of Page 86 for +1.05V0 to provide VCCGFX for costdown
- 19. P.11: Unmount JP1103, mount JP1102
- 20. P.09: Unmount R0948-R0951
- 21. P.82: Change C8212 from 100pF to 220pF for AVL issue.
- 22. P.84: Change C8407 from 2200pF to 22nF for timing issue.
- 21. P.92: Unmount R9205 for timing issue.(R3455 has 10k pull up already)
- 22. For EMI solution: Add C8025,C8029,C1906,C1907,C33188,C33178;change R2405 to L2402

(Release on 2007/03/26)

- 23. P.17: R1705 from 390 ohm change to 330 ohm for CMO LCD power off sequence
- 24. For 3G team request:(solution as P95)
- 25. P.07: Add C0715,C0716, mount C0717,C0718,C0720,C0722,C0723,C0724
- 26. P.14,P.15: Mount C1401,C1402,C1501,C1502
- 27. P.17: Add C1715,C1716,C1717 and mount C1710
- 28. Change C1709(100pF-->22pF),C1711(1uF-->10uF),C1712(100pF-->33pF),C1713(10uF-->33pF)
- 25. P.29: Add C3503-C3526
- 26. P.47: Reserve R2737 for system auto power on when we do not install DIMM and CPU
- 26. P.46: Modify H4626 screw hole for ME request.
- 27. For CRT signal quality:
- 28. P.18: Change C1832,C1834,C1836. (22pF-->10pF)
- 28. P.18: Mount C1831,C1833,C1835. (5pF-->15pF)

(Release on 2007/03/27)

- 28. P.29: Change C2919(22uF-->10uF),C2903(0.1uF-->10uF),mount C2921,C2922 to keep LAN voltage level stable
- 29. P.88: Change O802 from FDS6609A to FDS9435A due to FDS6609A will EOL.
- 30. P.88: Mount C8818 for power limit to enter later and exit fast
- 31. P.07: Delete C0721,change C0719(33pF-->10pF) connection method for 3G team request

(Release on 2007/03/28)

- 32. P.29: Change C2903 size from 0805 to 0603 for limit high
- 33. P.21: Mount R2101 for stable of input password.
- 34. P.36: Unmount R3609 for cost down.

F9E R1.1=> R2.0
(Release on 2007/03/30)

- 1. P.21: Unmount C2921,C2922 to remove power audio noise.
- 2. Intel 965GM eliminates "Graphics Render Standby" function (Document#655320):
- 2-1. P.31: Change discharge net name: +VCCFX_CORE-->+VGFYX_CORE
- 2-2. P.86: Delete all components and nets of Page 86.
- 2-3. P.09: Delete net GVR_VR_EN,GVR_VID[1..4]
- 2-4. P.03: Delete component R0948-R0951
- 2-5. P.11: Delete net +VCCFX_CORE and JP1103
- 2-6. P.34: Delete net GFX_VR_PWRIN,R3407;add test point T3453.
- 2-7. P.92: Delete R9205.
- 3. Short 0 ohm by trace for cost down:
- 3-1. Delete RN0501,RN0502,net H_VID[0..6].
- 4. DeleteC3503-C3526,add CN3501-CN3506 for cost down.

F9E R1.1=> R2.01
(Release on 2007/05/15)

- 1. For EMI request:
- 1-1. P.36: Add C3607. (at +5V)
- 1-2. P.18: Change C1832,C1834,C1836 from 10pF to 15pF.
- 1-3. P.22,P.34: Reserve C0207,C3405, DMI for ESD.
- 1-4. P.6,P.17,P.38: Add C0640,C0641,C1718,C3806. (For ESD)
- 2. For factory request,no L-pad (co-14V):
- P.17,P.19,P.21,P.24,P.33: Remove L1709,L1904-L1907,L2101,L2102,L2401,L3301
- 3. Update power budget for power request to meet test spec. (3.3V,5V,VCCF)
- 4. P.13: Change L1708 to R1704 for costdown.
- 5. P.07: Change C0723 from 33pF to 10pF for waveform.
- 6. P.24: Change L2402 from 15k4600A to 2A for protect L2402.
- 7. P.07: Add R0701~R0703, mount R0715,R0717,R0731 for factory ATS test.
- 8. Add test point for factory request:
- T0701,T0702,T0703,T2518,T2719,T3436,T3443,T3449,T4717,T4718,T4719,T4720,T4721,T4722
- T8044,T8045,T8046,T8047,T8048,T8049,T8050,T9201,T9202,T9203,T9204,T9205
- 9. Remove 0 ohm to cost down,base layout help to short it:
- R0719,R0721,R0723,R0807,R0917,R0920,R0926,R0942,R1902,R2008,R2111,R2512,
- R2747,R2748,R3009,R3308,R3432,R3433,R3509


F9E R2.01=>R2.02
(Release on 2007/07/07)

- P.07: For clock signal quality:
- C0719,C0717,C0724,C0720,C0722,C0723 -->5pF
- R0704,R0707,R0709,R0711,R0729,R0710 -->47ohm
- P.19: For Change C1832,C1834,C1836 from 15pF to 10pF signal quality: (Same as E/R)
- P.19: Mount C1901 for 3G team request

<Variant Name>

		Title : History(2)	
ASUSTek COMPUTER INC		Engineer:	
Site	Project Name		Rev
Custom	F9E		2.00
Date: 2007.07.26		Sheet	49 of 94

<< Kennedy_Zhang >>




12/26 change PWM

<Variant Name>

ASUS		Title : POWER_VCORE	
ASUSTEK COMPUTER INC. NB		Engineer: Gary Lin	
Size	Project Name	Rev	
Custom	F9E	2.00	
Date: 2007.11.26.2007		Sheet	80 of 84


<< Kennedy_Zhang >>



<Variant Name>

ASUS		Title : POWER_WO_1.5VS & 1.05VS	
ASUSTEK COMPUTER INC. NB	Project Name	Engineer: Gary Lin	
Size	Custom	F9E	Rev 2.00
Date: 8/18/2007	8/15/26/2007	Sheet	82 of 94

<< Kennedy_Zhang >>




<Variant Name>

ASUS		Title : POWER_IO_DDR & VTT	
ASUSTeK COMPUTER INC. NS		Engineer: Gary Lin	
Size	1	Project Name	
Custom			
Date:	2007.07.26	Sheet	83 of 84


<< Kennedy_Zhang >>

+1.25VS

1/12 so8 footprint not colay



1019



ASUS		Title : POWER_W0_+1.25VS	
ASUSTEK COMPUTER INC. NB		Engineer: Gary Lin	
Size	Project Name	Rev	
Custom	F9E	2.00	
Date: 8/18/2007		Sheet	84 of 84

« Kennedy_Zhang »

delete +VRAM &VGA_core


<Variant Name>

		Title :POWER_VGA_CORE & RAM
ASUSTEK COMPUTER INC. (NE)		Engineer: Gary Lin
Src	Project Name	Rev
C	F9E	2.00
Date: 11/19/2007	Sheet	85 of 84

« Kennedy_Zhang »

5/3 delete this page by EE request

<Variant Name>

		Title : POWER_VCCFX_CORE(MA)
ASUSTeK COMPUTER INC. NB		Engineer: Gary Lin
Size	Project Name	Rev
B	F9E	2.02
Date: 2007.7.25		Sheet 86 of 94

<< Kennedy_Zhang >>

<Variant Name>				Title : POWER_SHUTDOWN#	
ASUSTeK COMPUTER INC. NB		Engineer: Gary Lin			
Site	Project Name			Rev	
Custom	F9E			2.02	
Date: 8/28/2007				Sheet	87 of 94

« Kennedy_Zhang »

65 WATT

● AC_IN Threshold > 0.048Vms AD_DOCK_IN > 17.44V active


Adapter In(mA) = (0.075V/Rsense/Adm)/(VCL5/VREF)
 Rsense=Adm/0.075m
 VCL5=2.534V
 => IIn=Adm*0.54
 => Constant Power = 13 * 4.5 = 58.5W
 => RST to 200mA/15.50k

Charge Current Ichg = (0.075V/Rsense/CHG)/(VCTL3/V)
 Rsense=CHG/0.075
 VCTL3=1.58V
 => Ichg = 1.4A

Vbat = Gd1 * (Vctl - (VCTL - 1.5V) / 9.52)
 VCTL = 1.58V
 => Vbat = 4.2V

Mode pin: Vmode > 2.5V (pin to LDO pin) -> 4 Cells
 2.0 < Vmode < 1.8V (Booting) -> 3 Cells
 0.8 < Vmode (pin to GND) -> Learning mode
 VCTL < 0.8V or DCIN = 7V -> Charger Disable

Precharge current=150mA





ASUS		Title :POWER CHARGER
ASUSTEK COMPUTER INC. NE		Engineer: Gary Lin
Srs	Project Name	Rev
C		2.00
Date: 11/25/2007	ESat	88 of 94

<< Kennedy_Zhang >>


<Variant Name>		
		Title : N/A
ASUSTeK COMPUTER INC. NB		Engineer: Gary Lin
Size	Project Name	Rev
Custom	F9E	2.00
Date: 4/18/2007		Sheet 89 of 94

« Kennedy_Zhang »

BATTERY IN DETECT






+2.5VREF



<Variant Name>

ASUS		Title : POWER_DETECT	
ASUSTek COMPUTER INC. NB		Engineer: Gary Lin	
Size	Project Name	Rev	
Custom	F9E	2.00	
Date: 05/26/2007		Sheet	90 of 94

« Kennedy_Zhang »




ASUS		Title : POWER_LOAD_SWITCH	
ASUSTek COMPUTER INC. NB		Engineer: Gary Lin	
Size	Project Name	Rev	
Custom	F9E	2.00	
Date: 8/18/2007	8/18/2007	Sheet	91 of 94

« Kennedy_Zhang »

POWER GOOD DETECTOR

3/22 unmount
for EE
timing issue



<< Kennedy_Zhang >>

AC_BAT_SYS	AC_BAT_SYS	17,80,81,82,83,88
BAT	BAT	88
BAT_CON	BAT_CON	47,88
+2.5VREF	+2.5VREF	84,88,90
+3VA	+3VA	17,25,27,34,37,81
+5VAO	+5VAO	81,84,90
+5VO	+5VO	81,82,83,90,91
+5VSUS	+5VSUS	24,28,81,88
+5V	+5V	17,22,36,37,91
+5VS	+5VS	6,16,19,21,22,23,28,33,34,37,38,39,80,91
+3VD	+3VD	81,91,92
+3VSUS	+3VSUS	17,20,22,24,26,27,28,29,34,39,81
+3V	+3V	19,20,21,22,26,33,35,37,91
+3VS	+3VS	6,7,9,12,13,14,15,17,18,19,20,21,22,23,25,27,28,29,30,33,34,37,38,39,80,91,92
+12VSUS	+12VSUS	24,81,84,91
+12V	+12V	22,36,37,91
+12VS	+12VS	17,19,37,91
+1.8VO	+1.8VO	83,91
+1.8V	+1.8V	9,11,12,14,15,16,37,83
+1.8VS	+1.8VS	30,37,91
+0.9VS	+0.9VS	16,37,83
+0.9VO	+0.9VO	83
+1.05VO	+1.05VO	80,82
+VCCP	+VCCP	4,5,6,7,8,9,11,12,28,37,82
+1.5VO	+1.5VO	82,84
+1.5VS	+1.5VS	5,12,20,25,28,33,37,82

1023 delete +2.5VO


delete VRAM 1.2VS VGA

+VCCORE

+1.25VS


5/3 delete by EE request

FOR POWER TEST



ASUS		Title : POWER_SIGNAL
ASUSTEK COMPUTER INC. NB		Engineer: Gary Lin
Site	Project Name	Rev
Custom	F9E	2.00
Date: 8/18, 8/18, 2007	Sheet	93 of 94

« Kennedy_Zhang »



<< Kennedy Zhang >>

VR_VID0-VR_VID6, H_DPRSTP#, MCH_OK, PM_DPRS1PVR, PM_PSI#, VCCSENSE, VSSSENSE, STP_CPU#, PWR_MON

ASUS
 ADUSTAR COMPUTER INC. NB
 Project Name: F9E
 Engineer: Gary Lin
 Title: POWER_FLOWCHART
 Date: 11/25/2007
 Sheet: 01 of 04