


# M50Vm Montevina Block Diagram

<http://bufanxiu.taobao.com>






Page	System page Ref.
01	Block Diagram
02	Schematic Information
03-05	CPU-Penryn
07-09	DDR II SO-DIMM
10-15	Cantiga
20-24	ICH9M
25	SPI ROM
29	CLK-ICS9L9R363CGLF-T
30-31	EC_IT8752
32	POWER-ON SEQUENCE
33	PCI-E LAN-RTL8111C
34	RJ45
35	MDC
36	CODEC-ALC663
37	AUDIO_AMP-G1431
38	FM2010 DSP
39	
40	CARDBUS R5C833(PCI I/F)
41	CARDBUS R5C833(1394 & SD)
42	4 IN1 CON
43	NewCard PWR SW & CON
44	Debug
45	CRT
46	LVDS & INVERTER CONNECTOR
47	TV OUT CONN
50	THER SENSOR & FAN
51	HDD & CDROM
52	USB Port x 3
53	MINICARD (Ebron/Robson/3G)
54	PORT Docking
55	Super I/O & FIR
56	LED/TP/SW
57	DISCHARGE
58	UMB
60	DC power jack, Batter conn.
61	Blue Tooth
62	TPM
65	MDC NUT & Hinksink NUT
66	E-SATA
68	XDP
80	POWER_VCORE
81	POWER_SYSTEM
82	POWER_I/O_1.5V & 1.05VM
83	POWER_I/O_DDR & VTT
84	POWER_I/O_+3VM&+2.5VS&+1.25VM
85	NONE
88	POWER_CHARGER
90	POWER_DETECT
91	POWER_LOAD SWITCH
92	POWER_PROTECT
93	POWER_SIGNAL
94	POWER_FLOWCHART


ICH9-M GPIO	Use As	Signal Name	Power
GPIO 00	GPI	PM_SYNC#	+3VS
GPIO 01	GPI	-	+3VS
GPIO [2:5]	GPI	PCI_INT[E:H]#	+3VS
GPIO 06	GPI	SIO_SMI#	+3VS
GPIO 07	GPI	WLAN_LED_ON	+3VS
GPIO 08	GPI	EXT_SMI#	+3VSUS
GPIO 09	GPI	LAN_WOL_EN	+3VSUS
GPIO 10	GPI	SUSPWR_ACK	+3VSUS
GPIO 11	GPI	EXT_SCI#	+3VSUS
GPIO 12	GPO	-	+3VSUS
GPIO 13	GPI	-	+3VSUS
GPIO 14	GPI	AC_PRESENT	+3VSUS
GPIO 15	Native	STP_PCI#	+3VSUS
GPIO 16	Native	PM DPRSLPVR	+3VS
GPIO 17	GPI	WLAN_ON#	+3VS
GPIO 18	GPO	PD_RST#	+3VS
GPIO 19	GPI	-	+3VS
GPIO 20	GPO	-	+3VS
GPIO 21	GPI	-	+3VS
GPIO 22	GPI	-	+3VS
GPIO 23	Native	LPC_DRQ1#	+3VS
GPIO 24	GPO	PD_EN	+3VSUS
GPIO 25	Native	STP_CPU#	+3VSUS
GPIO 26	Native	PM_S4_STATE#	+3VSUS
GPIO 27	GPO	BT_ON	+3VSUS
GPIO 28	GPO	CB_SD#	+3VSUS
GPIO 29	Native	USB_OC#5	+3VSUS
GPIO 30	Native	USB_OC#6	+3VSUS
GPIO 31	Native	USB_OC#7	+3VSUS
GPIO 32	GPO	PM_CLKRUN#	+3VS
GPIO 33	GPO	-	+3VS
GPIO 34	GPO	-	+3VS
GPIO 35	GPO	-	+3VS
GPIO 36	GPI	EMAIL_LED#	+3VS
GPIO 37	GPI	PCB_ID0	+3VS
GPIO 38	GPI	PCB_ID1	+3VS
GPIO 39	GPI	PCB_ID2	+3VS
GPIO 40	Native	USB_OC#1	+3VSUS
GPIO 41	Native	USB_OC#2	+3VSUS
GPIO 42	Native	USB_OC#3	+3VSUS
GPIO 43	Native	USB_OC#4	+3VSUS
GPIO 44	Native	USB_OC#8#	N/A
GPIO 45	Native	USB_OC9#	N/A
GPIO 46	Native	USB_OC10#	N/A
GPIO 47	Native	USB_OC11#	N/A
GPIO 48	GPI	-	+3VS
GPIO 49	GPO	HDTV_EN#	+3VS
GPIO 50	Native	PCI_REQ#1	+3VS
GPIO 51	Native	-	+3VS
GPIO 52	Native	PCI_REQ#2	+3VS
GPIO 53	Native	-	+3VS
GPIO 54	Native	PCI_REQ#3	+3VS
GPIO 55	Native	-	+3VS
GPIO 56	-	-	+3VSUS
GPIO 57	GPI	-	+3VSUS
GPIO 58	GPI	SPI_CS#1	+3VSUS
GPIO 59	Native	USB_OC0#	+3VSUS
GPIO 60	Native	-	+3VSUS

EC GPIO	Use As	Signal Name	Power
GPA0	GPO	PWR_LED_UP#	
GPA1	GPO	CHG_LED_UP#	
GPA2	GPO	BATSEL_3S#	
GPA3	-	-	
GPA4	GPO	LCD_BL_PWM	
GPA5	GPO	FAN0_PWM	
GPA6	GPO	BAT1_CNT1#	
GPA7	GPO	BAT2_CNT1#	
GPB0	GPO	CHG_EN#	
GPB1	GPO	PRECHG	
GPB2	GPI	DISTP#	
GPB3	ALT	SMB0_CLK	
GPB4	ALT	SMB0_DAT	
GPB5	OD	A20GATE	
GPB6	OD	RCIN#	
GPB7	GPO	PM_RSMRST#	
GPC0	GPI	MARATHON#	
GPC1	ALT	SMB1_CLK	
GPC2	ALT	SMB1_DAT	
GPC3	GPO	PM_PWRBTN#	
GPC4	ALT	AC_IN_OC#	
GPC5	GPO	OP_SD#	
GPC6	ALT	BAT1_IN_OC#	
GPC7	GPO	3G_ON#	
GPD0	GPI	PWRLIMIT#	
GPD1	ALT	PM_S4_STATE#	
GPD2	ALT	BUF_PLT_RST#	
GPD3	OD	EXT_SCI#	
GPD4	OD	EXT_SMI#	
GPD5	GPO	LCD_BACKOFF#	
GPD6	ALT	FAN0_TACH	
GPD7	GPI	COLOREN#	
GPE0	GPO	VSUS_ON	
GPE1	GPO	SUSC_EC#	
GPE2	GPO	SUSB_EC1#	
GPE3	GPO	CPU_VRON	
GPE4	ALT	PWR_SW#	
GPE5	ALT	BAT2_IN_OC#	
GPE6	GPI	LID_SW#	
GPE7	GPO	PM_THERM#	
GPFO	GPI	BLUETOOTH#	
GPF1	GPI	WIRELESS#	
GPF2	ALT	PS2_CLK_5S_PD	
GPF3	ALT	PS2_DATA_5S_PD	
GPF4	ALT	TP_CLK	
GPF5	ALT	TP_DAT	
GPF6	GPO	THRO_CPU	
GPF7	GPO	PS_SHDN#	
GPFO	GPI	INSTANT_ON#	
PGP1	ALT	PM_SUSB#	
PGP2	GPO	BAT1_CNT2#	
-	-	-	
-	-	-	





EC GPIO	Use As	Signal Name	Power
-	-	-	
GGP6	GPO	BAT2_CNT2#	
-	-	-	
GPH0	OD	PM_CLKRUN#	
GPH1	ALT	-	
GPH2	ALT	-	
GPH3	GPO	BAT_LEARN	
GPH4	GPO	-	
GPH5	GPO	NUM_LED	
GPH6	GPO	CAP_LED	
-	-	-	
GPI0	GPI	-	
GPI1	GPI	SUS_PWRGD	
GPI2	GPI	ALL_SYSTEM_PWRGD	
GPI3	GPI	VRM_PWRGD	
GPI4	GPI	PWR_MON	
GPI5	GPI	PD_DET#	
GPI6	GPI	KB_ID0	
GPI7	GPI	KB_ID1	
GPJ0	GPO	EC_CLK_EN	
GPJ1	GPO	PM_PWROK	
GPJ2	GPI	UNDOCK#_PD	
GPJ3	-	-	
GPJ4	GPO	BL_DA	
GPJ5	GPO	FAN_DA	
GPK0	GPI	PM_SLP_M#	
GPK1	GPI	SUSPWR_ACK	
GPK2	GPI	PM_SUSC#	
GPK3	GPI	+3VM_PG	
GPK4	GPI	+1.05VM_+3VMCLK_PG	
GPK5	GPI	LAN_WOL_EN	
GPL0	GPI	AC_APR_UC#	
GPL1	GPI	-	
GPL2	GPO	-	
GPL3	GPO	LAN_RST#	
GPL4	GPO	CL_PWROK	
GPL5	GPO	EC_WLAN_PWR	
GPL6	GPO	SLP_M_ON	
GPL7	GPO	S4_STATE_ON	
GPK6	GPO	AC_PRESENT	
GPK7	GPI	PS_CPPE#	
-	-	-	
-	-	-	



Comp 0,2: Zo=27.4 Ohm, trace length < 0.5"  
 Comp 1,3: Zo=55 Ohm, trace length < 0.5"





BCLK	FSB	BSEL2	BSEL1	BSEL0
166	667	L	H	H
200	800	L	H	L
266	1067	L	L	L



Pin B2 M4 N5 left as NC for QC design (BPM\_2# [2] BPM\_2#[1] BPM\_2[0])  
 Pin T2 V3 change to QC Thermal diode detect (THRMDC\_2 THRMDC\_2)

/QC only QC mount  
 /QC@ DC mount





Pin AA7 left NC for QC design (QC BR1#)

Pin F8 left as GTLREF\_Control for QC design

Pin AA8 AC8 D8 left as reserved for QC design

Pin AB8 left as NC for QC design (BPM\_2#[3])





Decoupling guide from Intel


VCCORE	22uF/10V r 10uF	* 32pcs
	330uF/2V	* 6pcs
VCCP	0.1uF	* 6pcs
	150uF	* 1pcs ?
	10uF	* 1pcs ?

**+VCCORE Mid-Frequency Capacitor**  
 Intel: 22UF \*32  
 F3S: 10UF \*16  
 A7S: 10UF \*10 .... 11/17  
 V1V: ?

**+VCCP Decoupling Capacitor**  
 Intel: 270UF \*1, 0.1UF \*6  
 F3S: 100UF \*1, 0.1UF \*4  
 V1V: ?



Thermal Trip signal (From CPU to ICH-9M and sequence)




**Title :**



ASUSTeK COMPUTER INC. NB6

**Engineer:**


Size	Project Name	Rev
A		1.0
Date: <u>Wednesday, February 13, 2008</u>		Sheet <u>6</u> of <u>96</u>



SMBus Slave Address:A4H








Layout Note: Place these Caps near SO DIMM 1




Layout Note: Place these Caps near SO DIMM 1

VREF -> 10/10 mils







Cap 0.1uF within 500 mils from GMCH

U1001A		CANTIGA_CHIPSET	
H_D#0	F2	H_D#_0	
H_D#1	G8	H_D#_1	
H_D#2	F8	H_D#_2	
H_D#3	E6	H_D#_3	
H_D#4	G2	H_D#_4	
H_D#5	H6	H_D#_5	
H_D#6	H2	H_D#_6	
H_D#7	F6	H_D#_7	
H_D#8	D4	H_D#_8	
H_D#9	H3	H_D#_9	
H_D#10	M9	H_D#_10	
H_D#11	M11	H_D#_11	
H_D#12	J1	H_D#_12	
H_D#13	J2	H_D#_13	
H_D#14	N12	H_D#_14	
H_D#15	J6	H_D#_15	
H_D#16	L2	H_D#_16	
H_D#17	R2	H_D#_17	
H_D#18	R2	H_D#_18	
H_D#19	N9	H_D#_19	
H_D#20	L6	H_D#_20	
H_D#21	M5	H_D#_21	
H_D#22	J3	H_D#_22	
H_D#23	N2	H_D#_23	
H_D#24	R1	H_D#_24	
H_D#25	N5	H_D#_25	
H_D#26	N6	H_D#_26	
H_D#27	P13	H_D#_27	
H_D#28	N8	H_D#_28	
H_D#29	L7	H_D#_29	
H_D#30	N10	H_D#_30	
H_D#31	M3	H_D#_31	
H_D#32	Y3	H_D#_32	
H_D#33	AD14	H_D#_33	
H_D#34	Y6	H_D#_34	
H_D#35	Y10	H_D#_35	
H_D#36	Y12	H_D#_36	
H_D#37	Y14	H_D#_37	
H_D#38	Y7	H_D#_38	
H_D#39	W2	H_D#_39	
H_D#40	AA8	H_D#_40	
H_D#41	Y9	H_D#_41	
H_D#42	AA13	H_D#_42	
H_D#43	AA9	H_D#_43	
H_D#44	AA11	H_D#_44	
H_D#45	AD11	H_D#_45	
H_D#46	AD10	H_D#_46	
H_D#47	AD13	H_D#_47	
H_D#48	AE12	H_D#_48	
H_D#49	AE9	H_D#_49	
H_D#50	AA2	H_D#_50	
H_D#51	AD8	H_D#_51	
H_D#52	AA3	H_D#_52	
H_D#53	AD3	H_D#_53	
H_D#54	AD7	H_D#_54	
H_D#55	AE14	H_D#_55	
H_D#56	AE3	H_D#_56	
H_D#57	AC1	H_D#_57	
H_D#58	AE3	H_D#_58	
H_D#59	AC3	H_D#_59	
H_D#60	AE11	H_D#_60	
H_D#61	AE8	H_D#_61	
H_D#62	AG2	H_D#_62	
H_D#63	AD6	H_D#_63	
H_SWING	C5	H_SWING	
H_RCOMP	E3	H_RCOMP	
H_CPURST#		H_CPURST#	
H_CPUSLP#		H_CPUSLP#	
H_VREF		H_VREF	
H_DVREF		H_DVREF	

HOST

- 3 H\_A#[35:3] H\_A#[35:3]
- 3 H\_REQ#[4:0] H\_REQ#[4:0]
- 3 H\_D#[63:0] H\_D#[63:0]

H_A#_3	A14	H_A#3
H_A#_4	C15	H_A#4
H_A#_5	F16	H_A#5
H_A#_6	H13	H_A#6
H_A#_7	C18	H_A#7
H_A#_8	M16	H_A#8
H_A#_9	J13	H_A#9
H_A#_10	P16	H_A#10
H_A#_11	R16	H_A#11
H_A#_12	N17	H_A#12
H_A#_13	M13	H_A#13
H_A#_14	E17	H_A#14
H_A#_15	P17	H_A#15
H_A#_16	F17	H_A#16
H_A#_17	G20	H_A#17
H_A#_18	B19	H_A#18
H_A#_19	J16	H_A#19
H_A#_20	E20	H_A#20
H_A#_21	H16	H_A#21
H_A#_22	J20	H_A#22
H_A#_23	L17	H_A#23
H_A#_24	A17	H_A#24
H_A#_25	B17	H_A#25
H_A#_26	L16	H_A#26
H_A#_27	C21	H_A#27
H_A#_28	J17	H_A#28
H_A#_29	H20	H_A#29
H_A#_30	B18	H_A#30
H_A#_31	K17	H_A#31
H_A#_32	B20	H_A#32
H_A#_33	F21	H_A#33
H_A#_34	K21	H_A#34
H_A#_35	L20	H_A#35
H_ADSt#	H12	H_ADSt# 3
H_ADStB#_0	B16	H_ADStB#0 3
H_ADStB#_1	G17	H_ADStB#1 3
H_BNR#	A9	H_BNR# 3
H_BPR#	E11	H_BPR# 3
H_BR0#	G12	H_BR0# 3
H_DEFER#	E9	H_DEFER# 3
H_DBSY#	B10	H_DBSY# 3
HPLL_CLK	AH7	CLK_MCH_BCLK# 29
HPLL_CLK#	J11	CLK_MCH_BCLK# 29
H_DPWR#	F9	H_DPWR# 3
H_DRDY#	H9	H_DRDY# 3
H_HIT#	E12	H_HIT# 3
H_LOCK#	H11	H_LOCK# 3
H_TRDY#	C9	H_TRDY# 3
H_DINV#_0	J8	H_DINV#0 3
H_DINV#_1	L3	H_DINV#1 3
H_DINV#_2	Y13	H_DINV#2 3
H_DINV#_3	Y1	H_DINV#3 3
H_DStB#_0	L10	H_DStB#0 3
H_DStB#_1	M7	H_DStB#1 3
H_DStB#_2	AA5	H_DStB#2 3
H_DStB#_3	AE6	H_DStB#3 3
H_DStBP#_0	L9	H_DStBP#0 3
H_DStBP#_1	M8	H_DStBP#1 3
H_DStBP#_2	AA6	H_DStBP#2 3
H_DStBP#_3	AE5	H_DStBP#3 3
H_REQ#_0	B15	H_REQ#0
H_REQ#_1	K13	H_REQ#1
H_REQ#_2	F13	H_REQ#2
H_REQ#_3	B13	H_REQ#3
H_REQ#_4	B14	H_REQ#4
H_RS#_0	B6	H_RS#0 3
H_RS#_1	F12	H_RS#1 3
H_RS#_2	C8	H_RS#2 3



7 M\_A\_DQ[0:63]

M A DQ0	AJ38	SA_DQ_0
M A DQ1	AJ41	SA_DQ_1
M A DQ2	AN38	SA_DQ_2
M A DQ3	AJ38	SA_DQ_3
M A DQ4	AJ36	SA_DQ_4
M A DQ5	AJ40	SA_DQ_5
M A DQ6	AM44	SA_DQ_6
M A DQ7	AM42	SA_DQ_7
M A DQ8	AN43	SA_DQ_8
M A DQ9	AN44	SA_DQ_9
M A DQ10	AJ40	SA_DQ_10
M A DQ11	AT38	SA_DQ_11
M A DQ12	AN41	SA_DQ_12
M A DQ13	AN39	SA_DQ_13
M A DQ14	AU44	SA_DQ_14
M A DQ15	AU42	SA_DQ_15
M A DQ16	AV39	SA_DQ_16
M A DQ17	AY44	SA_DQ_17
M A DQ18	BA40	SA_DQ_18
M A DQ19	BD43	SA_DQ_19
M A DQ20	AV41	SA_DQ_20
M A DQ21	AY43	SA_DQ_21
M A DQ22	BA41	SA_DQ_22
M A DQ23	BC40	SA_DQ_23
M A DQ24	AY37	SA_DQ_24
M A DQ25	BD38	SA_DQ_25
M A DQ26	AV37	SA_DQ_26
M A DQ27	AT36	SA_DQ_27
M A DQ28	AY38	SA_DQ_28
M A DQ29	BC38	SA_DQ_29
M A DQ30	AV36	SA_DQ_30
M A DQ31	AU11	SA_DQ_31
M A DQ32	BD13	SA_DQ_32
M A DQ33	BA12	SA_DQ_33
M A DQ34	AU13	SA_DQ_34
M A DQ35	AV13	SA_DQ_35
M A DQ36	BD12	SA_DQ_36
M A DQ37	BC12	SA_DQ_37
M A DQ38	BA9	SA_DQ_38
M A DQ39	AV9	SA_DQ_39
M A DQ40	AU10	SA_DQ_40
M A DQ41	BA9	SA_DQ_41
M A DQ42	AV9	SA_DQ_42
M A DQ43	BA11	SA_DQ_43
M A DQ44	BD9	SA_DQ_44
M A DQ45	AV8	SA_DQ_45
M A DQ46	AY8	SA_DQ_46
M A DQ47	BA6	SA_DQ_47
M A DQ48	AV5	SA_DQ_48
M A DQ49	AV7	SA_DQ_49
M A DQ50	AT9	SA_DQ_50
M A DQ51	AN8	SA_DQ_51
M A DQ52	AU5	SA_DQ_52
M A DQ53	AU6	SA_DQ_53
M A DQ54	AT5	SA_DQ_54
M A DQ55	AN10	SA_DQ_55
M A DQ56	AM11	SA_DQ_56
M A DQ57	AM5	SA_DQ_57
M A DQ58	AJ9	SA_DQ_58
M A DQ59	AJ8	SA_DQ_59
M A DQ60	AN12	SA_DQ_60
M A DQ61	AM13	SA_DQ_61
M A DQ62	AJ11	SA_DQ_62
M A DQ63	AJ12	SA_DQ_63

DDR SYSTEM MEMORY A

SA_BS_0	BD21	M_A_BS0	7,9
SA_BS_1	BG18	M_A_BS1	7,9
SA_BS_2	AT25	M_A_BS2	7,9
SA_RAS#	BB20	M_A_RAS#	7,9
SA_CAS#	BD20	M_A_CAS#	7,9
SA_WE#	AY20	M_A_WE#	7,9
SA_DM_0	AM37	M A DM0	M_A_DM[0:7] 7
SA_DM_1	AT41	M A DM1	
SA_DM_2	AY41	M A DM2	
SA_DM_3	AU39	M A DM3	
SA_DM_4	BB12	M A DM4	
SA_DM_5	AY6	M A DM5	
SA_DM_6	AT7	M A DM6	
SA_DM_7	AJ5	M A DM7	
SA_DQS_0	AJ44	M A DQS0	M_A_DQS[0:7] 7
SA_DQS_1	AT44	M A DQS1	
SA_DQS_2	BA43	M A DQS2	
SA_DQS_3	BC37	M A DQS3	
SA_DQS_4	AW12	M A DQS4	
SA_DQS_5	BC8	M A DQS5	
SA_DQS_6	AU8	M A DQS6	
SA_DQS_7	AM7	M A DQS7	
SA_DQS#_0	AJ43	M A DQS#0	M_A_DQS#[0:7] 7
SA_DQS#_1	AT43	M A DQS#1	
SA_DQS#_2	BA44	M A DQS#2	
SA_DQS#_3	BD37	M A DQS#3	
SA_DQS#_4	AY12	M A DQS#4	
SA_DQS#_5	BD8	M A DQS#5	
SA_DQS#_6	AU9	M A DQS#6	
SA_DQS#_7	AM8	M A DQS#7	
SA_MA_0	BA21	M A A0	M_A_A[0:14] 7,9
SA_MA_1	BC24	M A A1	
SA_MA_2	BG24	M A A2	
SA_MA_3	BH24	M A A3	
SA_MA_4	BG25	M A A4	
SA_MA_5	BA24	M A A5	
SA_MA_6	BD24	M A A6	
SA_MA_7	BG27	M A A7	
SA_MA_8	BF25	M A A8	
SA_MA_9	AW24	M A A9	
SA_MA_10	BC21	M A A10	
SA_MA_11	BG26	M A A11	
SA_MA_12	BH26	M A A12	
SA_MA_13	BH17	M A A13	
SA_MA_14	AY25	M A A14	

CANTIGA\_CHIPSET

8 M\_B\_DQ[0:63]

M B DQ0	AK47	SB_DQ_0
M B DQ1	AH46	SB_DQ_1
M B DQ2	AP47	SB_DQ_2
M B DQ3	AP46	SB_DQ_3
M B DQ4	AJ46	SB_DQ_4
M B DQ5	AJ48	SB_DQ_5
M B DQ6	AM48	SB_DQ_6
M B DQ7	AP48	SB_DQ_7
M B DQ8	AU47	SB_DQ_8
M B DQ9	AU46	SB_DQ_9
M B DQ10	BA48	SB_DQ_10
M B DQ11	AY48	SB_DQ_11
M B DQ12	AT47	SB_DQ_12
M B DQ13	AR47	SB_DQ_13
M B DQ14	BA47	SB_DQ_14
M B DQ15	BC47	SB_DQ_15
M B DQ16	BC46	SB_DQ_16
M B DQ17	BC44	SB_DQ_17
M B DQ18	BG43	SB_DQ_18
M B DQ19	BF43	SB_DQ_19
M B DQ20	BE45	SB_DQ_20
M B DQ21	BC41	SB_DQ_21
M B DQ22	BF40	SB_DQ_22
M B DQ23	BF41	SB_DQ_23
M B DQ24	BG38	SB_DQ_24
M B DQ25	BF38	SB_DQ_25
M B DQ26	BH35	SB_DQ_26
M B DQ27	BG35	SB_DQ_27
M B DQ28	BH40	SB_DQ_28
M B DQ29	BG39	SB_DQ_29
M B DQ30	BG34	SB_DQ_30
M B DQ31	BH34	SB_DQ_31
M B DQ32	BH14	SB_DQ_32
M B DQ33	BG12	SB_DQ_33
M B DQ34	BH11	SB_DQ_34
M B DQ35	BG8	SB_DQ_35
M B DQ36	BH12	SB_DQ_36
M B DQ37	BF11	SB_DQ_37
M B DQ38	BF8	SB_DQ_38
M B DQ39	BG7	SB_DQ_39
M B DQ40	BC5	SB_DQ_40
M B DQ41	BC6	SB_DQ_41
M B DQ42	AY3	SB_DQ_42
M B DQ43	AY1	SB_DQ_43
M B DQ44	BF6	SB_DQ_44
M B DQ45	BF5	SB_DQ_45
M B DQ46	BA1	SB_DQ_46
M B DQ47	BD3	SB_DQ_47
M B DQ48	AV2	SB_DQ_48
M B DQ49	AU3	SB_DQ_49
M B DQ50	AR3	SB_DQ_50
M B DQ51	AN2	SB_DQ_51
M B DQ52	AY2	SB_DQ_52
M B DQ53	AV1	SB_DQ_53
M B DQ54	AP3	SB_DQ_54
M B DQ55	AR1	SB_DQ_55
M B DQ56	AL1	SB_DQ_56
M B DQ57	AL2	SB_DQ_57
M B DQ58	AJ1	SB_DQ_58
M B DQ59	AH1	SB_DQ_59
M B DQ60	AM2	SB_DQ_60
M B DQ61	AM3	SB_DQ_61
M B DQ62	AH3	SB_DQ_62
M B DQ63	AJ3	SB_DQ_63







DDR SYSTEM MEMORY B

SB_BS_0	BC16	M_B_BS0	8,9
SB_BS_1	BB17	M_B_BS1	8,9
SB_BS_2	BB33	M_B_BS2	8,9
SB_RAS#	AU17	M_B_RAS#	8,9
SB_CAS#	BG16	M_B_CAS#	8,9
SB_WE#	BF14	M_B_WE#	8,9
SB_DM_0	AM47	M B DM0	M_B_DM[0:7] 8
SB_DM_1	AY47	M B DM1	
SB_DM_2	BD40	M B DM2	
SB_DM_3	BF35	M B DM3	
SB_DM_4	BC11	M B DM4	
SB_DM_5	BA3	M B DM5	
SB_DM_6	AP1	M B DM6	
SB_DM_7	AK2	M B DM7	
SB_DQS_0	AL47	M B DQS0	M_B_DQS[0:7] 8
SB_DQS_1	AV48	M B DQS1	
SB_DQS_2	BG41	M B DQS2	
SB_DQS_3	BG37	M B DQS3	
SB_DQS_4	BH9	M B DQS4	
SB_DQS_5	BB2	M B DQS5	
SB_DQS_6	AU1	M B DQS6	
SB_DQS_7	AN6	M B DQS7	
SB_DQS#_0	AL46	M B DQS#0	M_B_DQS#[0:7] 8
SB_DQS#_1	AV47	M B DQS#1	
SB_DQS#_2	BH41	M B DQS#2	
SB_DQS#_3	BH37	M B DQS#3	
SB_DQS#_4	BG9	M B DQS#4	
SB_DQS#_5	BC2	M B DQS#5	
SB_DQS#_6	AT2	M B DQS#6	
SB_DQS#_7	AN5	M B DQS#7	
SB_MA_0	AV17	M B A0	M_B_A[0:14] 8,9
SB_MA_1	BA25	M B A1	
SB_MA_2	BC25	M B A2	
SB_MA_3	AU25	M B A3	
SB_MA_4	AW25	M B A4	
SB_MA_5	BB28	M B A5	
SB_MA_6	AU28	M B A6	
SB_MA_7	AW28	M B A7	
SB_MA_8	AT33	M B A8	
SB_MA_9	BD33	M B A9	
SB_MA_10	BB16	M B A10	
SB_MA_11	AY33	M B A11	
SB_MA_12	BH15	M B A12	
SB_MA_13	AU33	M B A13	
SB_MA_14	AU33	M B A14	

CANTIGA\_CHIPSET


**ASUS** Title : Cantiga-DDR2 bus (3)  
 ASUSTek COMPUTER INC. NB4 Engineer: Michael\_Wang

Size	Project Name	Rev
Custom	M50Vm	1.0
Date: Friday, March 07, 2008	Sheet 12 of 96	



Route VCC\_AGX\_SENSE and VSS\_AGX\_SENSE differentially.

change C1457 C1462 to 0 Ohm 10G212000004010



+1.05VM=>+VCCP NON IAMT

change C1407 C1408 C1454 to 0 Ohm 10G212000004010

change C1453 C1439 to 0 Ohm 10G212000004010


change C1420 to 0 Ohm 10G213000003010

change C1457 C1462 to 0 Ohm 10G212000004010



PM: 0 OHM FOR C1455

PM: 0 OHM FOR C1420



<b>ASUS</b>		<b>Title : Cantiga-POWER(5)</b>	
ASUSTek COMPUTER INC. N66 Engineer: <b>Jace_Kuo</b>			
Size	Project Name	Rev	
Custom	<b>M50Vm</b>	1.0	
Date:	Friday, March 07, 2008	Sheet	14 of 96




**CFG19 : DMI Lane Reversal**  
**LOW = NORMAL (default)**  
**HIGH = Reverse Lanes**



**CFG20 : SDVO/PCIE CONCURRENT MODE**  
**LOW = ONLY SDVO or PCIE is Operational (Default)**  
**HIGH = SDVO and PCIE are operating simultaneously via the PEG port**







**Title :**


**Engineer:**

Size	Project Name	Rev
A		1.0
Date: <u>Wednesday, February 13, 2008</u>		Sheet <u>16</u> of <u>96</u>






		<b>Title :</b>	
<b>Engineer:</b>			
Size	Project Name		Rev
A			1.0
Date: <u>Wednesday, February 13, 2008</u>		Sheet	<u>17</u> of <u>96</u>





**Title :**


**Engineer:**

Size	Project Name	Rev
A		1.0
Date: <u>Wednesday, February 13, 2008</u>		Sheet <u>18</u> of <u>96</u>



		<b>Title :</b>	
<b>Engineer:</b>			
Size	Project Name		Rev
A			1.0
Date:	Wednesday, February 13, 2008	Sheet	19 of 96








R1.1

**SPI MOSI  
ITPM Enable**  
  
High = Enable  
Low = Disable(Default)

Place within 500 mils of ICH

USB 0	USB Conn.
USB 1	USB Conn.
USB 2	USB Conn.
USB 3	USB Conn.
USB 4	Camera
USB 5	
USB 6	UWB
USB 7	WiMAX
USB 8	NewCard
USB 9	TV Tuner
USB 10	Bluetooth
USB 11	Fingerprint




ICH9 Boot BIOS select

		GNT#0	CS#1
LPC	11	1	1
PCI	10	1	0
SPI	01	0	1

(default)







For UMA Design  
check memory ID1

check


Mount/unmount as same R2236







CB\_SD# (GPIO13) 10K pull-up check CRB P.23




check



CL\_VREF0/1 ~ 0.405 V  
CL\_VREF [0:1] routing rules  
Width = 12 mils min  
Spacing = 12 mils min  
Break-out: 5 mils on 5 mils for 300 mils max






Pin	Power Plane
Vcc1_05_2	Vcc1_05_2
Vcc1_05_3	Vcc1_05_3
Vcc1_05_4	Vcc1_05_4
Vcc1_05_5	Vcc1_05_5
Vcc1_05_6	Vcc1_05_6
Vcc1_05_7	Vcc1_05_7
Vcc1_05_8	Vcc1_05_8
Vcc1_05_9	Vcc1_05_9
Vcc1_05_10	Vcc1_05_10
Vcc1_05_11	Vcc1_05_11
Vcc1_05_12	Vcc1_05_12
Vcc1_05_13	Vcc1_05_13
Vcc1_05_14	Vcc1_05_14
Vcc1_05_15	Vcc1_05_15
Vcc1_05_16	Vcc1_05_16
Vcc1_05_17	Vcc1_05_17
Vcc1_05_18	Vcc1_05_18
Vcc1_05_19	Vcc1_05_19
Vcc1_05_20	Vcc1_05_20
Vcc1_05_21	Vcc1_05_21
Vcc1_05_22	Vcc1_05_22
Vcc1_05_23	Vcc1_05_23
Vcc1_05_24	Vcc1_05_24
Vcc1_05_25	Vcc1_05_25
Vcc1_05_26	Vcc1_05_26
VccDMIPLL	VccDMIPLL
VccDMI_1	VccDMI_1
VccDMI_2	VccDMI_2
Vcc3_3_1	Vcc3_3_1
Vcc3_3_2	Vcc3_3_2
Vcc3_3_3	Vcc3_3_3
Vcc3_3_4	Vcc3_3_4
Vcc3_3_5	Vcc3_3_5
Vcc3_3_6	Vcc3_3_6
Vcc3_3_7	Vcc3_3_7
Vcc3_3_8	Vcc3_3_8
Vcc3_3_9	Vcc3_3_9
Vcc3_3_10	Vcc3_3_10
Vcc3_3_11	Vcc3_3_11
Vcc3_3_12	Vcc3_3_12
Vcc3_3_13	Vcc3_3_13
Vcc3_3_14	Vcc3_3_14
Vcc3_3_15	Vcc3_3_15
Vcc3_3_16	Vcc3_3_16
Vcc3_3_17	Vcc3_3_17
Vcc3_3_18	Vcc3_3_18
Vcc3_3_19	Vcc3_3_19
Vcc3_3_20	Vcc3_3_20
VccHDA	VccHDA
VccSusHDA	VccSusHDA
VccSus1_05_1	VccSus1_05_1
VccSus1_05_2	VccSus1_05_2
VccSus1_5_1	VccSus1_5_1
VccSus1_5_2	VccSus1_5_2
VccSus3_3_1	VccSus3_3_1
VccSus3_3_2	VccSus3_3_2
VccSus3_3_3	VccSus3_3_3
VccSus3_3_4	VccSus3_3_4
VccSus3_3_5	VccSus3_3_5
VccSus3_3_6	VccSus3_3_6
VccSus3_3_7	VccSus3_3_7
VccSus3_3_8	VccSus3_3_8
VccSus3_3_9	VccSus3_3_9
VccSus3_3_10	VccSus3_3_10
VccSus3_3_11	VccSus3_3_11
VccSus3_3_12	VccSus3_3_12
VccSus3_3_13	VccSus3_3_13
VccSus3_3_14	VccSus3_3_14
VccSus3_3_15	VccSus3_3_15
VccSus3_3_16	VccSus3_3_16
VccSus3_3_17	VccSus3_3_17
VccSus3_3_18	VccSus3_3_18
VccSus3_3_19	VccSus3_3_19
VccSus3_3_20	VccSus3_3_20
VccUSBPLL	VccUSBPLL
VccLAN1_5	VccLAN1_5
VccLAN1_5_1	VccLAN1_5_1
VccLAN1_5_2	VccLAN1_5_2
VccLAN1_5_3	VccLAN1_5_3
VccLAN1_5_4	VccLAN1_5_4
VccLAN1_5_5	VccLAN1_5_5
VccLAN3_3	VccLAN3_3
VccLAN3_3_1	VccLAN3_3_1
VccLAN3_3_2	VccLAN3_3_2
VccLAN3_3_3	VccLAN3_3_3
VccLAN3_3_4	VccLAN3_3_4
VccLAN3_3_5	VccLAN3_3_5
VccLAN3_3_6	VccLAN3_3_6
VccLAN3_3_7	VccLAN3_3_7
VccLAN3_3_8	VccLAN3_3_8
VccLAN3_3_9	VccLAN3_3_9
VccLAN3_3_10	VccLAN3_3_10
VccLAN3_3_11	VccLAN3_3_11
VccLAN3_3_12	VccLAN3_3_12
VccLAN3_3_13	VccLAN3_3_13
VccLAN3_3_14	VccLAN3_3_14
VccLAN3_3_15	VccLAN3_3_15
VccLAN3_3_16	VccLAN3_3_16
VccLAN3_3_17	VccLAN3_3_17
VccLAN3_3_18	VccLAN3_3_18
VccLAN3_3_19	VccLAN3_3_19
VccLAN3_3_20	VccLAN3_3_20

Pin	Power Plane
Vss1	Vss107
Vss2	Vss108
Vss3	Vss109
Vss4	Vss110
Vss5	Vss111
Vss6	Vss112
Vss7	Vss113
Vss8	Vss114
Vss9	Vss115
Vss10	Vss116
Vss11	Vss117
Vss12	Vss118
Vss13	Vss119
Vss14	Vss120
Vss15	Vss121
Vss16	Vss122
Vss17	Vss123
Vss18	Vss124
Vss19	Vss125
Vss20	Vss126
Vss21	Vss127
Vss22	Vss128
Vss23	Vss129
Vss24	Vss130
Vss25	Vss131
Vss26	Vss132
Vss27	Vss133
Vss28	Vss134
Vss29	Vss135
Vss30	Vss136
Vss31	Vss137
Vss32	Vss138
Vss33	Vss139
Vss34	Vss140
Vss35	Vss141
Vss36	Vss142
Vss37	Vss143
Vss38	Vss144
Vss39	Vss145
Vss40	Vss146
Vss41	Vss147
Vss42	Vss148
Vss43	Vss149
Vss44	Vss150
Vss45	Vss151
Vss46	Vss152
Vss47	Vss153
Vss48	Vss154
Vss49	Vss155
Vss50	Vss156
Vss51	Vss157
Vss52	Vss158
Vss53	Vss159
Vss54	Vss160
Vss55	Vss161
Vss56	Vss162
Vss57	Vss163
Vss58	Vss164
Vss59	Vss165
Vss60	Vss166
Vss61	Vss167
Vss62	Vss168
Vss63	Vss169
Vss64	Vss170
Vss65	Vss171
Vss66	Vss172
Vss67	Vss173
Vss68	Vss174
Vss69	Vss175
Vss70	Vss176
Vss71	Vss177
Vss72	Vss178
Vss73	Vss179
Vss74	Vss180
Vss75	Vss181
Vss76	Vss182
Vss77	Vss183
Vss78	Vss184
Vss79	Vss185
Vss80	Vss186
Vss81	Vss187
Vss82	Vss188
Vss83	Vss189
Vss84	Vss190
Vss85	Vss191
Vss86	Vss192
Vss87	Vss193
Vss88	Vss194
Vss89	Vss195
Vss90	Vss196
Vss91	Vss197
Vss92	Vss198
Vss93	Vss199
Vss94	Vss200
Vss95	Vss201
Vss96	Vss202
Vss97	Vss203
Vss98	Vss204
Vss99	Vss205
Vss100	Vss206
Vss101	Vss207
Vss102	Vss208
Vss103	Vss209
Vss104	Vss210
Vss105	Vss211
Vss106	Vss212

**ASUS** Title: SB-ICH9M(PWR)  
 ASUSTeK COMPUTER INC. NB4 Engineer: Jace\_Kuo  
 Size: Custom Project Name: M50Vmm Rev: 1.0  
 Date: Friday, March 07, 2008 Sheet: 23 of 96

ICH9-M




- 7 SO-DIMM0
- 8 SO-DIMM1
- 29 CLK-GEN
- 39 AUD-DSP
- 43 NEWCARD
- 53 WLAN

EC-IT8752


Master	Slave
SCL_3A SDA_3A (ICH9M)	A. SMB_CLK_S → SO-DIMM0; SO-DIMM1; SMB_DAT_S → Debug; WLAN Card  B. SMB_CLK_M → CLK Generator SMB_DAT_M →
SMB0_CLK SMB0_DAT (EC)	BATTERY
SMB1_CLK SMB1_DAT (EC)	Thermal Sensor








FOR iTPM


		<b>Title : SPI ROM</b>	
ASUSTeK COMPUTER INC. NB4		Engineer: <i>Jace_Kuo</i>	
Size A	Project Name <b>M50Vm</b>	Rev 1.0	
Date: Friday, March 07, 2008		Sheet 25 of 96	





			<b>Title :</b>
<b>Engineer:</b>			
Size	Project Name	Rev	
A		1.0	
Date: <u>Wednesday, February 13, 2008</u>		Sheet	<u>26</u> of <u>96</u>



		<b>Title :</b>
ASUSTeK COMPUTER INC. NB6		<b>Engineer:</b> <i>Raphael_Chen</i>
Size	Project Name	Rev
A	<b>M50Vm</b>	1.0
Date: <i>Wednesday, February 13, 2008</i>		Sheet <i>27</i> of <i>96</i>




		<b>Title :</b>
ASUSTeK COMPUTER INC. NB6		<b>Engineer:</b> <i>Raphael_Chen</i>
Size	Project Name	Rev
A	<b>M50Vm</b>	1.0
Date:	Wednesday, February 13, 2008	Sheet 28 of 96



- PEREQ#1**  
0: Enable control SATACLK & PCIEX0 / 6 through I2C  
1: Disable SATACLK & PCIEX0 / 6 Controlled
- PEREQ#2**  
0: Enable control PCIE1 / 8 through I2C  
1: Disable PCIE1/8 Controlled
- PEREQ#3**  
0: Enable control PCIE4 / 2 through I2C  
1: Disable PCIE4 / 2 Controlled
- PEREQ#4**  
0: Enable control PCIE7 / 5 / 3 through I2C  
1: Disable PCIE7 / 5 / 3 Controlled

Pin5	Pin9	Pin14/15	Pin17/18
SELPCIEXD_LCD# FCI3 = 0 (low)	SELLCD_27# = 0 SELLCD_27# = 1	PCIE9 DOT96	27FWSS LCD
SELPCIEXD_LCD# FCI3 = 1 (high)	SELLCD_27# = 0 SELLCD_27# = 1	PCIE9# DOT96	PCIE9D PCIE9D



check resistor value and net name

R1.1

R1.1









Check

change SMB\_CLK\_M  
SMB\_DAT\_M  
to  
SMB\_CLK\_S  
SMB\_DAT\_S


CHECK CLK\_ACC?

	R2902	R2903	R2920
363: VREF	1K	330	UNI
364: TURBO UNI	10K	0	
364: NO TBO UNI	UNI	UNI	UNI


Int PU/PD R=120K ohm.  
Int PU: pin 5,9,32,33,34  
Ext PD: pin 64




EMI




Keyboard




Touchpad







CIR














close to IC 200 mil




+VDD12 +VDD33



Reserved DSM Function







R3318 should be added



**ASUS** Title : REALTEK 8111C  
 ASUSTeK COMPUTER INC Engineer:  
 Size Project Name Rev  
 Custom Date: Wednesday, April 23, 2008 Sheet 33 of 96




Transformer close CN3402




<Variant Name>

<b>ASUS</b>		<b>Title : 10</b>
ASUSTeK COMPUTER INC		<b>Engineer:</b>
Size	Project Name	Rev
Custom		1.01
Date: Wednesday, April 16, 2008	Sheet 34 of 96	



change codec part-number to ALC663 02G611005200



R3608 5.1K\_663/39.2K\_660  
change Sense B Resistor R3608  
partnumber to 39.2KOhm for 662

change AC HP1 Capacitor C3625  
C3626 partnumber to 0 Ohm

change MIC Capacitor C3635 C3637  
C3630 C3631 from Y5V to X5R

- 1. HP1 with S/PDIF
- 2. HP2
- 3. MIC1(Jack)
- 4. MIC2 (Digital INT MIC)


Input impedance: 64K ohm(Typical)

### Audio Power

FOR ADJUST MODE:



$$V_o = 1.25 * (1 + R3706 / R3705)$$

$$= 1.25 * (1 + 100K / 34.8K) = 4.84$$





Try 0 ohm


### PC BEEP



**ASUS** Title : CODEC ALC663  
 Engineer:  
 Size Project Name  
 Custom  
 Date: Thursday, April 17, 2008 Sheet 36 of 96 Rev 1.1




R1.1




2'nd Source: TPA6017

GAIN0	GAIN1	Av (inv)
0	0	6 dB
0	1	10 dB
1	0	15.6 dB
1	1	21.6 dB




Internal Speaker Conn.




Reserved for 3G





Reserved for EMI




663 capless










		Title : AUD ****	
ASUSTeK COMPUTER INC. NB1		Engineer: John Hung	
Size	Project Name	Rev	
Custom	M50Vm	1.0	
Date: Wednesday, February 13, 2008		Sheet	39 of 96
















R1.1-04



NewCard Ejector







### LPC Debug Port






### For NewCard Debug Card




MXM CONNECTOR SIDE




PLACE ESD Diodes near VGA port




R1.1 SWAP EDID CLK DATA




LVDS CNT




INVERTOR CNT





CAMERA MODULE




CAMERA MODULE



R1.1 Delete UNI\_MIC







close to HDMI conn

R1.1


Delete HDMI UMA

- HDMI TX3- MB L
- HDMI TX3+ MB L
- HDMI TX4- MB L
- HDMI TX4+ MB L
- HDMI TX5- MB L
- HDMI TX5+ MB L
- HDMI CLK- MB L
- HDMI CLK+ MB L
- VGA\_HDMI\_TX3- 70
- VGA\_HDMI\_TX3+ 70
- VGA\_HDMI\_TX4- 70
- VGA\_HDMI\_TX4+ 70
- VGA\_HDMI\_TX5- 70
- VGA\_HDMI\_TX5+ 70
- VGA\_HDMI\_CLKB- 70
- VGA\_HDMI\_CLKB+ 70






www.bufanxiu.com  
Thermal Sensor




SM Bus Address fix at:  
1001 100x (98, 99),  
Resolution : +/- 1  
degree

PWM Fan





### SATA0 HDD CON




**LAYOUT NOTE:**  
Two Strobes : Matched within 100 mils of each other  
D[0:15] : Matched within +/- 450 mils of two strobes


### ODD CNT








M50: 09G092090200  
 N1S: 09G092090107













		<b>Title :</b>	
<b>Engineer:</b>			
Size	Project Name		Rev
A			1.0
Date: <u>Wednesday, February 13, 2008</u>		Sheet	<u>54</u> of <u>96</u>







		<b>Title :</b>
<b>Engineer:</b>		
Size	Project Name	Rev
A		1.0
Date:	Wednesday, February 13, 2008	Sheet 55 of 96



Rear





1. Power4Gear
2. Touch-Pad ON/OFF
3. Splendid
4. Instant Fun Plus
5. Power Button












**Title :**

ASUSTeK COMPUTER INC. NB6


**Engineer:**

Size	Project Name	Rev
A		1.0
Date: <u>Wednesday, February 13, 2008</u>		Sheet <u>59</u> of <u>96</u>


DC Jack




Battery Connector





R1.1-27




BT change from 2.0 to 2.1
















R1.1-28

Screw Hole A




R1.1-28


Screw Hole B




Screw Hole C




Screw Hole F




Screw Hole H




Screw Hole I





Screw Hole J




Screw Hole K





Screw Hole L



R1.1-09




		<b>Title :</b> PCI_WWAN	
ASUSTeK COMPUTER INC. NB1		<b>Engineer:</b> John Hung	
Size	Project Name	Rev	
Custom	M50Vm	1.0	
Date: Wednesday, February 13, 2008		Sheet	67 of 96



**Title :**

**Engineer:**

Size A	Project Name	Rev 1.0
Date: <a href="#">Wednesday, February 13, 2008</a>		Sheet <a href="#">68</a> of <a href="#">96</a>








**Title :**


**Engineer:**

Size A	Project Name	Rev 1.0
Date: <u>Wednesday, February 13, 2008</u>		Sheet <u>69</u> of <u>96</u>


CON7001A




CON7001B



R1.1 SWAP LVDS Channel A B





TV-OUT




SMBUS





OTHER







		<b>Title :</b>	
<b>Engineer:</b>			
Size	Project Name		Rev
A			1.1
Date:	Wednesday, February 13, 2008	Sheet	71 of 96




		<b>Title :</b>	
<b>Engineer:</b>			
Size	Project Name		Rev
A			1.1
Date:	Wednesday, February 13, 2008	Sheet	72 of 96






		<b>Title :</b>	
<b>Engineer:</b>			
Size	Project Name		Rev
A			1.1
Date: <u>Wednesday, February 13, 2008</u>		Sheet	<u>73</u> of <u>96</u>





**Title :**


**Engineer:**


Size A	Project Name	Rev 1.1
Date: <u>Wednesday, February 13, 2008</u>		Sheet <u>74</u> of <u>96</u>





		<b>Title :</b>	
<b>Engineer:</b>			
Size	Project Name		Rev
A			1.1
Date:	Wednesday, February 13, 2008	Sheet	75 of 96




		<b>Title :</b>	
<b>Engineer:</b>			
Size	Project Name		Rev
A			1.1
Date:	Wednesday, February 13, 2008	Sheet	76 of 96



		<b>Title :</b>	
<b>Engineer:</b>			
Size	Project Name		Rev
A			1.1
Date: <u>Wednesday, February 13, 2008</u>		Sheet	<u>77</u> of <u>96</u>





		<b>Title :</b>	
<b>Engineer:</b>			
Size	Project Name		Rev
A			1.1
Date:	Wednesday, February 13, 2008	Sheet	78 of 96

# History

20070820 R1.01:

1. RTL8111C first release.
2. Remove RTL8111B co-lay circuit.
3. Change the L3404 part-name for the same part reference.

		<b>Title :</b> History
ASUSTeK COMPUTER INC		<b>Engineer:</b>
Size Custom	Project Name	Rev 1.01
Date: Wednesday, February 13, 2008		Sheet 79 of 96



PWR\_MON=17.5 \* VCCSENSE \* (Vdroop -Vo)  
Close to U8000 pin 4

Close to Phase 1 Low\_side MOSFET

Close to Pin 18  
change load line from 2.67 to 2.145

C8021 & C8018 for transient response



Close to Phase 1 Inductor


<Variant Name>

**Title : POWER\_VCORE**  
ASUSTek COMPUTER INC. NB Engineer: Amos\_Yu


Size	Project Name	Rev
Custom	<b>M50VM</b>	1.1
Date: Wednesday, April 16, 2008	Sheet	80 of 94









2007/10/18






071002


<Variant Name>

		<b>Title :</b> POWER_IC_+2.5VS	
ASUSTeK COMPUTER INC. NB		Engineer: <b>Amos_Yu</b>	
Size	Project Name		Rev
Custom	<b>M50VM</b>		1.0
Date: Wednesday, April 16, 2008	Sheet	84	of 94


071002

<Variant Name>

		<b>Title :</b> POWER_IO_1.5VS & 1.05VS	
ASUSTeK COMPUTER INC. NB		Engineer: <i>Amos_Yu</i>	
Size	Project Name		Rev
Custom	<b>M50VM</b>		1.0
Date: Wednesday, April 16, 2008		Sheet	85 of 94




<Variant Name> 071002

		Title : N/A	
ASUSTeK COMPUTER INC. NB		Engineer: Amos_Yu	
Size	Project Name		Rev
B	M50VM		1.0
Date: Wednesday, April 16, 2008		Sheet	86 of 94


071002






<Variant Name> 071002

		<b>Title : POWER_SHUTDOWN#</b>	
ASUSTeK COMPUTER INC. NB		Engineer: <i>Amos_Yu</i>	
Size Custom	Project Name <b>M50VM</b>	Rev 1.0	
Date: Wednesday, April 16, 2008		Sheet	87 of 94


POWER PATH & BAT\_LEARN




AC\_IN Threshold 2.048Vmax A/D\_DOCK\_IN > 17.44V active  
 Adapter lin(max) = [0.075V/Rsense(ADin)]\*[VCLSL/VREF]  
 Rsense(ADin)=0.010ohm  
 VCLSL=2.5541V  
 => lin(max)=4.5A  
 => Constant Power = 19 \* 4.5 = 85.5W  
 => R8805=20K, R8819=30K  
 Charge Current Ichg = [0.075V/Rsense(CHG)]\*[VICTL/3.6V]  
 Rsense(CHG)=0.025 ohm  
 VICTL= 3V => Ichg = 2.5A  
 VICTL= 1.68V => Ichg = 1.4A  
 Vbatt = Cell \* (Vref - (VICTL - 1.8V) / 9.52)  
 VCTL= 1.588V  
 => Vbatt = 4.2V  
 Mode pin : Vmode > 2.8V (tie to LDO pin) -> 4 Cells  
 2.0 > Vmode = 1.6V (floating) -> 3 Cells  
 0.8 > Vmode (tie to GND) -> Learning mode  
 VICTL < 0.8V or DCIN < 7V -> Charger Disable  
 Precharge current=150mA









071002

<Variant Name>		Title : <i>N/A</i>	
		Engineer: <i>Amos_Yu</i>	
ASUSTeK COMPUTER INC. NB	Size	Project Name	Rev
	Custom	<b>M50VM</b>	1.0
Date: Wednesday, April 16, 2008		Sheet	89 of 94


BATTERY IN DETECT






ADAPTER IN DETECT




+2.5VREF



U9000 06G006002412 (tolerance:0.2%) add  
second source 06G006002610 (tolerance:1%) and  
06G006002414 (tolerance:1%)





POWER GOOD DETECTOR



AC_BAT_SYS	AC_BAT_SYS	70,80,81,82,83,88
BAT	BAT	88
BAT_CON	BAT_CON	60,88
+2.5VREF	+2.5VREF	88,90
+3VA	+3VA	20,30,56,57,81
+5VAO	+5VAO	81,82,90
+5VO	+5VO	81,82,83,88,90,91
+5VSUS	+5VSUS	23,31,81
+5V	+5V	36,46,52,56,57,63,65,70,91
+5VS	+5VS	23,31,37,45,48,50,51,56,57,63,80,91
+3VO	+3VO	81,82,91,92
+3VSUS	+3VSUS	20,21,22,23,30,33,37,46,56,70,81
+3V	+3V	21,35,43,53,57,61,64,91
+3VS	+3VS	3,7,8,11,14,15,20,21,22,23,24,25,29,30,32,33,36,37,40,41,42,43,44,45,46,48,50,51,53,56,57,63,64,65,70,80,91,92
+12VSUS	+12VSUS	70,81,91
+12V	+12V	37,91
+12VS	+12VS	24,42,46,70,91
+1.8VO	+1.8VO	83,91
+1.8V	+1.8V	7,8,9,11,13,57,83
+1.8VS	+1.8VS	14,20,38,57,70,91
+0.9VS	+0.9VS	9,57,70,83
+0.9VO	+0.9VO	83
+1.05VO	+1.05VO	80,82
+VCCP	+VCCP	5,10,11,13,14,20,23,29,57,82
+1.5VO	+1.5VO	82
+1.5VS	+1.5VS	4,14,20,23,43,53,57,64,70,82
+VCORE	+VCORE	4,5,80









FOR POWER TEST





M50VM Non-IAMT	Design rating
(10mA) (10mA) (10mA)	
(0.74A) (2.9A)	(8A)
(0.2A)	
(5.0A)	
(10mA) (0.01A)	(6A)
(2.5A) (3.1A) (0.01A) (0.01A)	
(5.7A)	(5.7A)
(6.0A) (6.0A)	(12A)
(0.1A)	(9.5A)
(9A) (2A)	(2A)
(38A)	

VR\_VID0~VR\_VID6, B\_DPRSTP#,  
MCH\_OK, PM\_DPRSLPR, PW\_PSI#,  
VCCSENSE, VSSSENSE, STP\_CPU#,  
PWR\_MON



Rev	Date	Description
R1.0		First Release!
R1.1 Green Block		<p>** Merge IO board into main board PCB. Page 95.</p> <p>01.Remove VR_VID[6:0] testing series 0 Ohm. Page 4.</p> <p>02.Change 6pcs +VCORE capacitors to No-Stuff for cost down. Page 5.</p> <p>03.Change 3pcs +0.9VS capacitors to No-Stuff for cost down. Page 9.</p> <p>04.Change N1Sv USB port to follow N2Sv, and modify USB_OC#. Page 21,43,45.</p> <p>05.PM Request: Change Bluetooth LED tp E-Mail LED. Page 22,56.</p> <p>06.Follow Intel to change C2304 to 1uF/16V(XR). Page 23.</p> <p>07.Follow R1E to change R2904 to 270ohm. Page 29.</p> <p>08.Follow IT8752/8512 EC Common Hardware Pin Assignment v0.005, change GPE7 to INSTANT_ON# and GPG0 to PM_THERM#. Page 30.</p> <p>09.PM REquest: Remove USB port charger function. Page 30,65.</p> <p>10.PM change WWAN LED to touch-pad lock LED. Page 30,56.</p> <p>11.Change IR to 36KHz to meet Vista remote control Min. range requirement. Page 31.</p> <p>12.Remove testing 2nd CIR design. Page 31.</p> <p>13.Change X3301 to 49S type for cost down. Page 33.</p> <p>14.LAN chip version change. Page 33.</p> <p>15.Audio codec chip change version. Page 36.</p> <p>16.N1Sv/X55 will not supprot 3G function. Page 36,67.</p> <p>17.Add S/PDIF &amp; HDMI jack detect by Realtek sugesstion. Page 36,65,70,95.</p> <p>18.Modify audio de-pop circuit. Page 36,37.</p> <p>19.Modify LVDS power sequence failed bug. Page 45.</p> <p>20.Modify LCD abnormal display bug due to LVDS pair mismatch. Page 45,70.</p> <p>21.Remove HDTV support function. Page 47,70.</p> <p>22.Remove HDMI EMI filter design. Page 48.</p> <p>23.X55 need two pwer LEDs. Page 56.</p> <p>24.PM change WLAN LED to RF LED. Page 56,63.</p> <p>25.Bluetooth pin define error. Page 61.</p> <p>26.Remove co-layout sequence logic control circuit. Page 68.</p> <p>27.ME change parts: J3401,J5102,J6002,J6501. Page 34,51,60,65.</p> <p>28.EMI modification. Page 34,36,65.</p> <p>29.Crystal accuracy fine-tune. Page</p> <p>30.USB droop test fail. Page 65.</p> <p>31.Remove IO board USB common choke design. Page 95.</p> <p>32.Speaker fine-tune. Page 37.</p> <p>33.Cost down for 4-wire PWM fan. Page 50.</p> <p>34.Cost down: Change RB717F to BAT54AW. Page 37,45,48,56.</p>
R2.0 Pink Block		<p>01.Change +1.25VS_MPLL, +1.25VS_PEGPLL &amp; +1.8V_SM_CK PLL design. Page 15.</p> <p>02.Add CMOS crack protection circuit. Page 22.</p> <p>03.Reserve C2337 (10UF/16V) for +5VREF_1CH. Page 23.</p> <p>04.With EMI RD's confirmation, remove reserved LAN common choke circuit. Page 34.</p> <p>05.With EMI RD's confirmation, change R3612, R3614, R3615, R3616, R3622, R3624,R3626 to short-pad. Page 36.</p> <p>06.With EMI RD's confirmation, remove reserved 1394 common choke circuit. Page 41.</p> <p>07.With EMI RD's confirmation, remove reserved NewCard USB common choke circuit. Page 43.</p> <p>08.Add NewCard debug card co-layout circuit. Page 44.</p> <p>09.EMI modification: change reserved common choke circuit from USB port to internal camera port. Page 45.</p> <p>10.HDMI jack detection modification. Page 48,70.</p> <p>11.Change FAN capacitors to 10UF. Page 50.</p> <p>12.Modify X55 power LED design. Page 56.</p>

Rev	Date	Description
		<p>13.With EMI RD's confirmation, remove reserved e-SATA/USB combo port USB common choke circuit. Page 41.</p> <p>14.Reserve R8023 for shortage issue of ISL6262A. Page 80.</p> <p>15.QTR USB plug test failed, change USB connector. Page 95.</p>