

PROJECT N10I

Revision 2008/04/24

Revision History

R1.0	S R	2008/01

SMB Signals

Host	Name	Devices	Address
Chipset	SMBCK, SMBDA	ICH7-M ADT7473 (Thermal) ICS954310 (Clock Genertor) DDR2 SO-DIMM	0001 000X b 0101 110X b D2h A0h

PCI Devices

Bus#	Device#	Function#	REQ/GNT#	IDSEL	APIC Interrupts	Device Function
Bus0	Device00	Function0				Intel 945GMS Host Bridge
Bus0	Device02	Function0				VGA-Comptible Controller
Bus0	Device1C	Function0				PCI to PCI Bridge
Bus0	Device27	Function0			A#	Azalia Controller
Bus0	Device29	Function0			H#	Intel UHCI USB Cotroller
Bus0	Device29	Function1			D#	Intel UHCI USB Cotroller
Bus0	Device29	Function2			C#	Intel UHCI USB Cotroller
Bus0	Device29	Function3			A#	Intel UHCI USB Cotroller
Bus0	Device29	Function7			H#	Intel EHCI USB Cotroller
Bus0	Device31	Function1			C#	PATA
Bus0	Device31	Function2			B#	SATA
Bus5	Device08	Function0		AD17	B#	CarBus Brige


Power States

STATE \ SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#	++VALWAYS#	++V	++VS	Clocks
Full ON	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (Suspend to RAM)	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5/Soft OFF	LOW	LOW	LOW	ON	OFF	OFF	OFF

Voltage Rail


Net Name	Voltage	On During These ACPI States	Description
+3VAO, +3VA, +3VALWAYS_P	+3.3V	S0 - S5	Always ON.
+5VCHG	+5V		
+VCC_RTC	+5V		
+3VO, +3VSUS, +3VALWAYS	+3V	S0, S3, S4*, S5*	Power supply for ICH7M, RTL8111B.
+5VO, +5VSUS	+5V		
+1.8VO, +1.8V	+1.8V	S0 - S3	Power supply for 945GMS, DDRII, ICH7M, M38857 R5C801.
+3V	+3V		
+5V	+5V		
+1.05VO, +VCCP	+1.05V	S0	0.9V DDR2 termination voltage
+1.5VO, +1.5VS	+1.5V		Core voltage for processor
+0.9VO, +0.9VS	+0.9V		
+2.5VO, +2.5VS, VCCA3GBG	+2.5V		
VCCALVDS, VCCSYNC, VCCTXLVDS			
+3VS	+3V		
+5VS	+5V		
+VCORE_O, +VCORE	Variable		

DIAMONDVILLE/CALISTOGA (945GSE) BLOCK DIAGRAM



POWER


VCORE	80
SYSTEM	81
VCCP, +1.5VS	82
+1.8V, +0.9VS	83
+2.5VS, +3VA	84
+VGA_CORE, +1.1VS	85
EMPTY	86
EMPTY	87
CHARGER	88
EMPTY	89
POWER PROTECT	90
LOAD SWITCH	91
PROTECT SIGNAL	92
FLOW CHART	93
POWERON_DC (1)	94
POWERON_DC (2)	95
POWERON_AC (1)	96
POWERON_AC (2)	97




E/R V1.1 2008/05/26 R0313 unmount


E/R V1.1 2008/05/26 R0315 unmount

ASUS		Title : CPU(1)	
ASUSTek COMPUTER INC			
Size Custom		Project Name N10	
Date: Wednesday, July 02, 2008		Engineer: ENGINEER	
Sheet		3 of 97	






+VCCP Decoupling Capacitor (Place near CPU)




Decoupling guide from INTEL

VCCORE	1uF/10V	* 16pcs for CPU
	10uF/6.3V	* 14pcs for CPU
	330uF/2V	* 1pcs for CPU
VCCP	0.1uF	* 2pcs for CPU
	1uF	* 4 pcs for CPU
	10uF	* 2 pcs for CPU
	330uF	* 1pcs for CPU



		Title : EMPTY	
ASUSTeK COMPUTER INC		Engineer: <i>ENGINEER</i>	
Size Custom	Project Name N10	Date: Wednesday, July 02, 2008	Rev 1.0
		Sheet 6 of 97	1




STD Type BOT


9,12 M_A_A[13:0]	M_A_A0	102	D00	5	M_A_DQ0
	M_A_A1	101	D01	7	M_A_DQ1
	M_A_A2	100	D02	17	M_A_DQ2
	M_A_A3	99	D03	19	M_A_DQ3
	M_A_A4	98	D04	4	M_A_DQ4
	M_A_A5	97	D05	6	M_A_DQ5
	M_A_A6	94	D06	14	M_A_DQ6
	M_A_A7	92	D07	23	M_A_DQ7
	M_A_A8	91	D08	25	M_A_DQ8
	M_A_A9	90	D09	35	M_A_DQ9
	M_A_A10	105	D10	37	M_A_DQ10
	M_A_A11	99	D11	20	M_A_DQ11
	M_A_A12	116	D12	22	M_A_DQ12
	M_A_A13	86	D13	38	M_A_DQ13
	X_86	A14	D14	36	M_A_DQ14
	X_84	A15	D15	43	M_A_DQ15
	X_85	A16_BA2	D16	45	M_A_DQ16
			D17	55	M_A_DQ17
			D18	57	M_A_DQ18
			D19	44	M_A_DQ19
			D20	46	M_A_DQ20
			D21	56	M_A_DQ21
			D22	58	M_A_DQ22
			D23	63	M_A_DQ23
			D24	73	M_A_DQ24
			D25	75	M_A_DQ25
			D26	62	M_A_DQ26
			D27	64	M_A_DQ27
			D28	74	M_A_DQ28
			D29	76	M_A_DQ29
			D30	123	M_A_DQ30
			D31	125	M_A_DQ31
			D32	135	M_A_DQ32
			D33	137	M_A_DQ33
			D34	124	M_A_DQ34
			D35	136	M_A_DQ35
			D36	134	M_A_DQ36
			D37	138	M_A_DQ37
			D38	141	M_A_DQ38
			D39	143	M_A_DQ39
			D40	151	M_A_DQ40
			D41	153	M_A_DQ41
			D42	140	M_A_DQ42
			D43	142	M_A_DQ43
			D44	152	M_A_DQ44
			D45	154	M_A_DQ45
			D46	157	M_A_DQ46
			D47	159	M_A_DQ47
			D48	173	M_A_DQ48
			D49	175	M_A_DQ49
			D50	176	M_A_DQ50
			D51	168	M_A_DQ51
			D52	180	M_A_DQ52
			D53	174	M_A_DQ53
			D54	178	M_A_DQ54
			D55	179	M_A_DQ55
			D56	181	M_A_DQ56
			D57	189	M_A_DQ57
			D58	191	M_A_DQ58
			D59	182	M_A_DQ59
			D60	192	M_A_DQ60
			D61	184	M_A_DQ61
			D62	194	M_A_DQ62
			D63		M_A_DQ63

Byte 0
SWAP
Byte 1
SWAP
Byte 2
SWAP
Byte 3
SWAP
Byte 4
SWAP
Byte 5
SWAP
Byte 6
SWAP
Byte 7
SWAP


E/R V1.1 2008/5/27 add C0721, C0722, C0723




		Title :EMPTY	
ASUSTeK COMPUTER INC		Engineer: <i>ENGINEER</i>	
Size Custom	Project Name N10	Date: Wednesday, July 02, 2008	Rev 1.0
		Sheet 8 of 97	1




+0.9VS can be controlled to 0.9V or 0.9VS.
Remind PWR EE to reserve SUSB# and SUSC#



HAD SWAPED










U1001A

H_D#0	C4	H_D#_0
H_D#1	F6	H_D#_1
H_D#2	H9	H_D#_2
H_D#3	H6	H_D#_3
H_D#4	F7	H_D#_4
H_D#5	E3	H_D#_5
H_D#6	C2	H_D#_6
H_D#7	C3	H_D#_7
H_D#8	K9	H_D#_8
H_D#9	F5	H_D#_9
H_D#10	J7	H_D#_10
H_D#11	K7	H_D#_11
H_D#12	H8	H_D#_12
H_D#13	E5	H_D#_13
H_D#14	K8	H_D#_14
H_D#15	J8	H_D#_15
H_D#16	J2	H_D#_16
H_D#17	J3	H_D#_17
H_D#18	M5	H_D#_18
H_D#19	N1	H_D#_19
H_D#20	K5	H_D#_20
H_D#21	J5	H_D#_21
H_D#22	J4	H_D#_22
H_D#23	N3	H_D#_23
H_D#24	M4	H_D#_24
H_D#25	M3	H_D#_25
H_D#26	N8	H_D#_26
H_D#27	N6	H_D#_27
H_D#28	N6	H_D#_28
H_D#29	K3	H_D#_29
H_D#30	N9	H_D#_30
H_D#31	M1	H_D#_31
H_D#32	V8	H_D#_32
H_D#33	V9	H_D#_33
H_D#34	R6	H_D#_34
H_D#35	R2	H_D#_35
H_D#36	R2	H_D#_36
H_D#37	N5	H_D#_37
H_D#38	N2	H_D#_38
H_D#39	R5	H_D#_39
H_D#40	U7	H_D#_40
H_D#41	R8	H_D#_41
H_D#42	T4	H_D#_42
H_D#43	T7	H_D#_43
H_D#44	R3	H_D#_44
H_D#45	T5	H_D#_45
H_D#46	V6	H_D#_46
H_D#47	V3	H_D#_47
H_D#48	W2	H_D#_48
H_D#49	W1	H_D#_49
H_D#50	V2	H_D#_50
H_D#51	W7	H_D#_51
H_D#52	W5	H_D#_52
H_D#53	W5	H_D#_53
H_D#54	V5	H_D#_54
H_D#55	A84	H_D#_55
H_D#56	A88	H_D#_56
H_D#57	W8	H_D#_57
H_D#58	AA9	H_D#_58
H_D#59	AA8	H_D#_59
H_D#60	AB1	H_D#_60
H_D#61	AB7	H_D#_61
H_D#62	AA2	H_D#_62
H_D#63	AB5	H_D#_63

HOST

F8	H_A#3	H_A#_3
D12	H_A#4	H_A#_4
C13	H_A#5	H_A#_5
A8	H_A#6	H_A#_6
E13	H_A#7	H_A#_7
E12	H_A#8	H_A#_8
J2	H_A#9	H_A#_9
B13	H_A#10	H_A#_10
A13	H_A#11	H_A#_11
G13	H_A#12	H_A#_12
A12	H_A#13	H_A#_13
D14	H_A#14	H_A#_14
F14	H_A#15	H_A#_15
J13	H_A#16	H_A#_16
E17	H_A#17	H_A#_17
H15	H_A#18	H_A#_18
G15	H_A#19	H_A#_19
A15	H_A#20	H_A#_20
B18	H_A#21	H_A#_21
B15	H_A#22	H_A#_22
E14	H_A#23	H_A#_23
H13	H_A#24	H_A#_24
C14	H_A#25	H_A#_25
A17	H_A#26	H_A#_26
E15	H_A#27	H_A#_27
H17	H_A#28	H_A#_28
D17	H_A#29	H_A#_29
H_A#_30	H_A#_30	H_A#_30
H_A#_31	H_A#_31	H_A#_31
F10	H_ADS#	H_ADS# 3
C12	H_ADSTB#0	H_ADSTB#0 3
H16	H_ADSTB#1	H_ADSTB#1 3
E2	H_VREF#	H_VREF# 3
B6	H_BNR#	H_BNR# 3
C7	H_BPRI#	H_BPRI# 3
G8	H_BREQ#0	H_BREQ#0 3
B10	H_CPURST#	H_CPURST# 3
E1	H_VREF#	H_VREF# 3
AA6	CLK_MCH_BCLK#	CLK_MCH_BCLK# 29
AA5	CLK_MCH_BCLK	CLK_MCH_BCLK 29
C10	H_DBSY#	H_DBSY# 3
C6	H_DEFER#	H_DEFER# 3
H5	H_DINV#0	H_DINV#0 3
J6	H_DINV#1	H_DINV#1 3
T9	H_DINV#2	H_DINV#2 3
U6	H_DINV#3	H_DINV#3 3
G7	H_DPWR#	H_DPWR# 3
E6	H_DRDY#	H_DRDY# 3
F3	H_DSTBN#0	H_DSTBN#0 3
M8	H_DSTBN#1	H_DSTBN#1 3
T1	H_DSTBN#2	H_DSTBN#2 3
AA3	H_DSTBN#3	H_DSTBN#3 3
F4	H_DSTBP#0	H_DSTBP#0 3
M7	H_DSTBP#1	H_DSTBP#1 3
T2	H_DSTBP#2	H_DSTBP#2 3
AB3	H_DSTBP#3	H_DSTBP#3 3
C8	H_HIT#	H_HIT# 3
B4	H_HITM#	H_HITM# 3
C5	H_LOCK#	H_LOCK# 3
G9	H_REQ#0	H_REQ#0 3
E9	H_REQ#1	H_REQ#1 3
B8	H_REQ#2	H_REQ#2 3
G12	H_REQ#3	H_REQ#3 3
F12	H_REQ#4	H_REQ#4 3
A5	H_RS#0	H_RS#0 3
B6	H_RS#1	H_RS#1 3
G10	H_RS#2	H_RS#2 3
E8	H_CPUSLP# GMCH	H_CPUSLP# 3.20
E10	H_TRDY#	H_TRDY# 3




TX/RX of DMI is viewed from ICH7M


Lane Reversal of DMI is not supported in 945GMS



CFG[2:0] :
001=FSB533

CFG5 : DMI STRAP
LOW = DMI X 2
HIGH =RSVD




說明: PM_DPRSPLVR 內有 不准PU
使用 FAST C4E EXIT R1120 不可以上
不用 FAST C4E EXIT R1120 就必須上







E/R V1.1 2008/5/28 add C1358, C1359, C1360





E/R V1.1 2008/5/28 add C1356, C1357

ASUS		Title : Calistoga GMCH (4)
ASUSTek COMPUTER INC		Engineer: ENGINEER
Size Custom	Project Name N10	Rev 1.0
Date: Wednesday, July 02, 2008	Sheet	13 of 97





		Title : EMPTY	
ASUSTeK COMPUTER INC		Engineer: ENGINEER	
Size A	Project Name N10	Rev 1.0	
Date: <u>Wednesday, July 02, 2008</u>		Sheet	15 of 97




Title : **EMPTY**

ASUSTeK COMPUTER INC

Engineer: **ENGINEER**

Size	Project Name	Rev
A	N10	1.0




Title : **EMPTY**

ASUSTeK COMPUTER INC

Engineer: **ENGINEER**

Size	Project Name	Rev
A	N10	1.0





Title : **EMPTY**


ASUSTeK COMPUTER INC

Engineer: **ENGINEER**



Size	Project Name	Rev
A	N10	1.0




		Title : EMPTY	
ASUSTeK COMPUTER INC		Engineer: ENGINEER	
Size	Project Name	Rev	
A	N10	1.0	
Date: Wednesday, July 02, 2008		Sheet	19 of 97
		2	1



SATA if it non-used,
1)SATA[0:3]Rxpn
SATABIAS,SATABIASP and
SATA_CLKpn should be PD.
2)SATA[0:3]Tjxpn and SATALED# NO
connect.






U2001E	
A4	Vss98
A23	Vss2
B1	Vss99
B8	Vss100
B14	Vss4
B17	Vss5
B20	Vss101
B26	Vss102
B28	Vss6
C2	Vss103
C6	Vss7
C7	Vss104
D10	Vss8
D13	Vss9
D18	Vss10
D21	Vss11
D24	Vss12
E4	Vss13
E8	Vss14
E15	Vss15
F3	Vss16
F4	Vss17
F5	Vss18
F12	Vss19
F27	Vss20
F28	Vss21
G1	Vss22
G2	Vss23
G5	Vss24
G6	Vss25
G9	Vss26
G14	Vss27
G18	Vss28
G21	Vss29
G24	Vss30
G26	Vss31
G28	Vss32
H3	Vss33
H4	Vss34
H5	Vss35
H6	Vss36
H27	Vss37
H28	Vss38
J1	Vss39
J5	Vss40
J24	Vss41
J25	Vss42
J26	Vss43
K24	Vss44
K27	Vss45
K28	Vss46
L15	Vss47
L24	Vss48
L25	Vss49
L26	Vss50
M3	Vss51
M4	Vss52
M5	Vss53
M12	Vss54
M13	Vss55
M14	Vss56
M15	Vss57
M16	Vss58
M17	Vss59
M24	Vss60
M27	Vss61
M28	Vss62
N1	Vss63
N2	Vss64
N5	Vss65
N6	Vss66
N11	Vss67
N12	Vss68
N13	Vss69
N14	Vss70
N15	Vss71
N16	Vss72
N17	Vss73
N18	Vss74
N24	Vss75
N25	Vss76
N26	Vss77
N28	Vss78
P3	Vss79
P4	Vss80
P12	Vss81
P13	Vss82
P14	Vss83
P15	Vss84
P16	Vss85
P17	Vss86
P24	Vss87
P27	Vss88
P28	Vss89
R11	Vss90
R12	Vss91
R13	Vss92
R14	Vss93
R15	Vss94
R16	Vss95
R17	Vss96
R18	Vss97
T6	Vss98
T10	Vss99
T11	Vss100
T14	Vss101
T15	Vss102
T16	Vss103
T17	Vss104
U4	Vss105
U12	Vss106
U13	Vss107
U14	Vss108
U16	Vss109
U24	Vss110
U25	Vss111
U26	Vss112
V2	Vss113
V13	Vss114
V15	Vss115
V24	Vss116
V27	Vss117
V28	Vss118
W6	Vss119
W24	Vss120
W26	Vss121
Y3	Vss122
Y4	Vss123
Y27	Vss124
Y28	Vss125
AA1	Vss126
AA24	Vss127
AA25	Vss128
AA6	Vss129
AB4	Vss130
AB11	Vss131
AB14	Vss132
AB16	Vss133
AB19	Vss134
AB21	Vss135
AB24	Vss136
AB27	Vss137
AB28	Vss138
AC2	Vss139
AC5	Vss140
AC9	Vss141
AC11	Vss142
AD1	Vss143
AD3	Vss144
AD4	Vss145
AD7	Vss146
AD8	Vss147
AD11	Vss148
AD15	Vss149
AD19	Vss150
AD23	Vss151
AE2	Vss152
AE8	Vss153
AE11	Vss154
AE13	Vss155
AE19	Vss156
AE21	Vss157
AE24	Vss158
AE25	Vss159
AF2	Vss160
AF8	Vss161
AF11	Vss162
AF27	Vss163
AF28	Vss164
AG1	Vss165
AG3	Vss166
AG7	Vss167
AG14	Vss168
AG17	Vss169
AG20	Vss170
AG25	Vss171
AH1	Vss172
AH3	Vss173
AH7	Vss174
AH12	Vss175
AH23	Vss176
AH27	Vss177
AH27	Vss178
AH27	Vss179
AH27	Vss180
AH27	Vss181
AH27	Vss182
AH27	Vss183
AH27	Vss184
AH27	Vss185
AH27	Vss186
AH27	Vss187
AH27	Vss188
AH27	Vss189
AH27	Vss190
AH27	Vss191
AH27	Vss192
AH27	Vss193
AH27	Vss194


E/R V1.1 2008/5/28 add C2242, C2243, C2244, C2245


E/R V1.1 2008/5/28 add C2246, C2247

ASUS Title : **IC7M(3)**
 ASUSTek COMPUTER INC Engineer: **ENGINEER**

Size	Project Name	Rev
Custom	N10	1.0
Date: Wednesday, July 02, 2008	Sheet	22 of 87



		Title : EMPTY
ASUSTeK COMPUTER INC		Engineer: ENGINEER
Size A	Project Name N10	Rev 1.0
Date: <u>Wednesday, July 02, 2008</u>		Sheet <u>23</u> of <u>97</u>




Title : EMPTY

ASUSTeK COMPUTER INC

Engineer: ENGINEER

Size	Project Name	Rev
A	N10	1.0

Date: Wednesday, July 02, 2008 Sheet 24 of 97





Title : EMPTY


ASUSTeK COMPUTER INC

Engineer: ENGINEER

Size	Project Name	Rev
A	N10	1.0
Date: <u>Wednesday, July 02, 2008</u>		Sheet <u>25</u> of <u>97</u>



		Title : EMPTY
ASUSTeK COMPUTER INC		Engineer: ENGINEER
Size A	Project Name N10	Rev 1.0
Date: <u>Wednesday, July 02, 2008</u>		Sheet <u>26</u> of <u>97</u>





Title : EMPTY


ASUSTeK COMPUTER INC

Engineer: ENGINEER



Size	Project Name	Rev
A	N10	1.0
Date: <u>Wednesday, July 02, 2008</u>		Sheet <u>27</u> of <u>97</u>



		Title : EMPTY	
ASUSTeK COMPUTER INC		Engineer: ENGINEER	
Size	Project Name	Rev	
A	N10	1.0	
Date: Wednesday, July 02, 2008		Sheet	28 of 97
		2	1



E/R C2914, C2915 30pF



E/R V1.1 2008/5/28 add C2916 C2917

3.135V-3.465V
Max: 400mA



PEREQ#1 0 = Enable control PCIEX6/0
1 = Disable PCIEX6/0 Controlled



F/R V2.0 unmount R2913, R2916, R2918

PEREQ#2 0 = Enable control PCIEX8/1
1 = Disable PCIEX8/1 Controlled



PEREQ#3 0 = Enable control PCIEX4/2
1 = Disable PCIEX4/2 Controlled




PEREQ#4 0 = Enable control PCIEX7/5/3
1 = Disable PCIEX7/5/3 Controlled




F/R V2.0 add R2932, unmount R2929

Latched Input Select

SELLCD_27#/PCICLK_F1
0 = 27MHzSS/27MHzSS# Pair
1 = LCD_CLK Pair
Decide pin 14/15 DOT96
pin 17/18 LCDCLK





TOUCHPAD FPC




USB PN4220_C04 is optional for Fingerprint and WMax RN5301 必須請用 RN3101

TOUCH PAD

製作 FFC 時要提醒 ME 標示 TP/MB 文字面以利組裝






所以 TP 小板也要同MB 上接觸



E/R 20080522 F/P on-off

F/R 20080629 R3150 unmount , R3108 mount


INTERNAL KEYBOARD



for EMI close to J3111

為使Layout 簡潔 ESD在JOM可改成同包裝603電容

RESET BUTTON





for EMI close to SW3103



F/R 20080625 SW3103 change P/N



Launch BOARD










E/R 2008/05/06




CAMERA BOARD

Mainboard



E/R 2008/05/06 add R3218



40 mil


60 mil

40 mil

40 mil



40 mil

Reserved DSM Function




Pin.33 is Clkreq# pin similar to Clkrun function in the PCI interface. If this function not implemented, make this pin floating or connect to the ground.


P/R 20080630 SWAP D3401(pin1,pin6) and D3402(pin3,pin4)




P/R 20080626 for EMI




Transformer close to J3401




FOR EMI Co-Layout




12G148301086




FOR EMI Co-Layout





Place near chassis GND




MDC





		Title : MDC	
ASUSTeK COMPUTER INC		Engineer: ENGINEER	
Size A	Project Name N10	Rev 1.0	
Date: Wednesday, July 02, 2008		Sheet	35 of 97




Digital




依照 指示 ALC662/AUC663 變 Layout
編號先上 ALC662 及 Analog MIC



R3601 is 34KOHM(10G213340213010) for MAX8863
R3601 is 0 OHM(10G213340213010) for GMT923





E/R 20080522 R3741 mount


P/R V2.0 20080630 for EMI

P/R V2.0 20080630 add R3780 and R3781 for EMI


ASUS		Title : AUDIO CODEC	
ASUSTek COMPUTER INC		Engineer: ENGINEER	
Size Custom	Project Name N10	Rev 1.0	
Date: Wednesday, July 02, 2008	Sheet	37	of 97


Internal MIC Pre-Amplifier


(Microphone)FL = 33.86 Hz
 (Microphone)FH = 22.5K Hz




External MIC





		Title : EMPTY	
ASUSTeK COMPUTER INC		Engineer: ENGINEER	
Size	Project Name	Rev	
A	N10	1.0	
Date: Wednesday, July 02, 2008		Sheet	39 of 97
		2	1




Title : EMPTY

ASUSTeK COMPUTER INC

Engineer: ENGINEER

Size	Project Name	Rev
A	N10	1.0



Title : EMPTY

ASUSTeK COMPUTER INC

Engineer: ENGINEER

Size	Project Name	Rev
A	N10	1.0
Date: <u>Wednesday, July 02, 2008</u>		Sheet 41 of 97

xD Pin-assignment


Pin#	PinName
Xd No. 0	CD
Xd No. 1	GND
Xd No. 2	R/-B
Xd No. 3	-RE
Xd No. 4	-CE
Xd No. 5	CLE
Xd No. 6	ALE
Xd No. 7	-WE
Xd No. 8	-WP
Xd No. 9	GND
Xd No.10	D0
Xd No.11	D1
Xd No.12	D2
Xd No.13	D3
Xd No.14	D4
Xd No.15	D5
Xd No.16	D6
Xd No.17	D7
Xd No.18	VCC

MS Pin-assignment



Pin#	PinName
MS No. 1	GND
MS No. 2	BS
MS No. 3	DATA1
MS No. 4	SDIO/DATA0
MS No. 5	DATA2
MS No. 6	INS
MS No. 7	DATA3
MS No. 8	SCLK
MS No. 9	VCC
MS No.10	GND

SD Pin-assignment

Pin#	PinName
SD No. 1	CD/DATA3
SD No. 2	CMD
SD No. 3	GND
SD No. 4	VDD
SD No. 5	CLK
SD No. 6	GND
SD No. 7	DATA0
SD No. 8	DATA1
SD No. 9	DATA2



Avoid floating if XD card is not inserted




SD_WP 對於台端連接器是 High 防寫，接地可寫
SD_WP 對於AU6371 是固定無法可程式化

Title : 4IN1 CARD

ASUSTek COMPUTER INC Engineer: ENGINEER


Size	Project Name	Rev
Custom	N10	1.0
Date: Wednesday, July 02, 2008		Sheet 42 of 97




!! ExpressCard Standard 1.0:
 Change Pin7 from RESERVED to SMBCLK
 Change Pin8 from SMBCLK to SMBDATA
 Change Pin9 from SMBDATA to +1.5V

NewCard Header


Block A




Block C



If don't support NewCard Debug Card, Pls do
 (a) DNI all components of block A
 (b) Mount Block C (RN1,R445)




LPC DEBUG PORT



ASUS		Title : LPC DEBUG
ASUSTeK COMPUTER INC		Engineer: ENGINEER
Size B	Project Name N10	Rev 1.0
Date: Wednesday, July 02, 2008		Sheet 44 of 97


LCD LVDS Interface

Cable Requirement:
 Impedance: 100 ohm +/- 10%
 Length Mismatch <= 10 mils
 Twisted Pair(Not Ribbon)
 Maximum Length <= 16"





Backlight Interface

BIOS
BACK_OFF#:When user push "Fn+F7" button, BIOS active this pin to turn off back light.




P/R V2.0 L4601,L4602,L4604 change to P/N:09G023681002 (0.0680UH/300mA 0603 5%)

P/R V2.0 C4601,C4602,C4603,C4604,C4605,C4608 change to P/N:11G232010004150 (10pF 0402)




Unidirectional buffers (high impedance buffers) are required on both HSYNC and VSYNC to prevent potential electrical overstress and illegal operation of the GMCH, since some display monitors may attempt to drive HSYNC and VSYNC signals back to GMCH.



LCD/BL Enable Switch




LVDS Switch




CRT RGB Switch




EDID Switch




CRT DDC Switch



BL PWM Switch





CRT SYNC Switch






P/R V2.0 2008/7/01 change +3VS to +3VA, umount R4718


ASUS		Title : Hybrid-Switch	
ASUSTek COMPUTER INC. NBI		Engineer: C.W. Lin	
Size: Custom	Project Name: H17	Date: Wednesday, July 02, 2008	Rev: 1.0
Sheet 4/ of 9/			




E/R V1.1 20080526 for EMI





		Title : EMPTY	
ASUSTeK COMPUTER INC		Engineer: ENGINEER	
Size	Project Name	Rev	
A	N10	1.0	
Date: Wednesday, July 02, 2008		Sheet	49 of 97
		2	1

Thermal Sensor




Route H_THERMDA and H_THERMDC on the same layer

-----OTHER SIGNALS
12 mils
=====GND
10 mils
=====H_THERMDA(10 mils)
10 mils
=====H_THERMDC(10 mils)
10 mils
=====GND
12 mils
-----OTHER SIGNALS



Avoid BPSB,Power

FAN connector




SATA HDD

J5101 變更 P/N: 12G15200022S (DIP)








ASUS SSD








USB port


P/R V2.0 CB5201 change P/N:11G08D222756 (220UF/6.3V 7343/D2E)


E/R 20080527 V1.1 for EMI







E/R V1.1 20080526 for EMI





		Title : EMPTY	
ASUSTek COMPUTER INC		Engineer: ENGINEER	
Size	Project Name	Rev	
Custom	N10	1.0	
Date: Wednesday, July 02, 2008		Sheet 54	of 97




Title : EMPTY

ASUSTeK COMPUTER INC



Engineer: ENGINEER

Size	Project Name	Rev
A	N10	1.0

POWER LED




CHARGE LED




BT LED



P/R V2.0 2008/6/29 R5613 unmount, R5614 mount




WLAN LED



P/R V2.0 2008/6/29 mount Q5612




ASUS		Title : LED	
ASUSTek COMPUTER INC		Engineer: ENGINEER	
Size	Project Name		Rev
B	N10		1.0
Date: Wednesday, July 02, 2008		Sheet	56 of 97




ASUS		Title : Discharge Circuit	
ASUSTeK COMPUTER INC		Engineer: ENGINEER	
Size B	Project Name N10	Rev 1.0	
Date: Wednesday, July 02, 2008		Sheet 57 of 97	

	5	4	3	2	1
D					
C					
B					
A					
	5	4	3	2	1

		Title : EMPTY
ASUSTeK COMPUTER INC		Engineer: ENGINEER
Size	Project Name	Rev
B	N10	1.0
Date: Wednesday, July 02, 2008		Sheet 58 of 97

	5	4	3	2	1
D					
C					
B					
A					
	5	4	3	2	1

		Title : EMPTY	
ASUSTeK COMPUTER INC		Engineer: ENGINEER	
Size	Project Name		Rev
B	N10		1.0
Date: Wednesday, July 02, 2008		Sheet	59 of 97

BAT1 JACK

Pin	Signal
1	P+
2	P-
3	CNT1
4	CNT2
5	SMBC
6	SMBD
7	ID
8	GND
9	GND




BOT VIEW (板下)






TOP VIEW (板上)

主電池上視圖




DC Jack






Bluetooth Module




AW-BT253



- 1 GND
- 2 USB+
- 3 USB-
- 4 NC
- 5 BT_PRI/CH_CLK
- 6 HW_DIS#
- 7 CH_DAT
- 8 +3.3V
- 9 LED
- 10 GND


ASUS		Title : BLUETOOTH	
ASUSTek COMPUTER INC		Engineer: ENGINEER	
Size B	Project Name N10	Rev 1.0	
Date: Wednesday, July 02, 2008		Sheet 61	of 97



mainboard

LCD panel




		Title : EMPTY	
ASUSTeK COMPUTER INC		Engineer: <i>ENGINEER</i>	
Size Custom	Project Name N10	Date: Wednesday, July 02, 2008	Rev 1.0
		Sheet 63 of 97	1

PCI Device	IDSEL#	REQ/GNT#	Interrupts
Chipset (Host to PCI)	AD30 (Internal)		


SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
Thermal Sensor (CPU)	1001100x (98)
Thermal Sensor (VGA)	1001101x (9A)

IC	REFERENCE	VENID	DEVID	VERSION	MARK
NB9M-GS			0x06E9		Current Version: A2


A+E




A+B





G+H




D




A+A




L



O+B



LVDS CABLE (WTB)




MAINBOARD CONNECT

LCD PANEL CONNECT

P/N: 12G171040305


MIC., CCD, ALS CABLE (WTB)



MAINBOARD CONNECT

P/N: 12G171000124

BLUETOOTH CABLE (WTB)



MAINBOARD CONNECT

Bluetooth

P/N: 12G171000103

LAUNCH CABLE (WTB)

+5V	14	_____	14	+5V
+3VA	13	_____	13	+3VA
GND	12	_____	12	GND
LID_SW#	11	_____	11	LID_SW#
PWRLED#	10	_____	10	PWRLED#
PWR_SW#	9	_____	9	PWR_SW#
GND	8	_____	8	GND
MARATHON_SW#	7	_____	7	MARATHON_SW#
MAGNIFY_SW#	6	_____	6	MAGNIFY_SW#
+3VS	5	_____	5	+3VS
HDLED#	4	_____	4	HDLED#
NUM_LED#	3	_____	3	NUM_LED#
CAP_LED#	2	_____	2	CAP_LED#
+5VS	1	_____	1	+5VS

MAINBOARD CONNECT

P/N: 12G171000145

LAUNCH BOARD CONNECT

P/N: 12G171030140

MODEM CABLE (WTB)

RING	1	_____	RING
TIP	2	_____	TIP

MAINBOARD CONNECT

MODEM CONNECT

FINGER-PRINTER CABLE (FFC)

GND	12	_____	12	GND
FP_USB+	11	_____	11	FP_USB+
FP_USB-	10	_____	10	FP_USB-
+3VS	9	_____	9	+3VS
NC	8	_____	8	NC
NC	7	_____	7	NC
GND	6	_____	6	GND
GND	5	_____	5	GND
TP_CLK	4	_____	4	TP_CLK
TP_DAT	3	_____	3	TP_DAT
+5VS_TP	2	_____	2	+5VS_TP
+5VS_TP	1	_____	1	+5VS_TP

MAINBOARD CONNECT

P/N: 12G18340120C

下接觸

FINGER-PRINTER BOARD CONNECT

P/N: 12G18340120C

下接觸

Touch-Pad CABLE (FFC)

+5VS	12	_____	12	+5VS
+5VS	11	_____	11	+5VS
TP_DAT	10	_____	10	TP_DAT
TP_CLK	9	_____	9	TP_CLK
GND	8	_____	8	GND
GND	7	_____	7	GND
NC	6	_____	6	NC
NC	5	_____	5	NC
NC	4	_____	4	NC
SWL	3	_____	3	SWL
SWR	2	_____	2	SWR
NC	1	_____	1	NC

FINGER-PRINTER BOARD CONNECT


P/N: 12G183301208


上接觸

Touch-Pad BOARD CONNECT

上接觸

		Title : EMPTY	
ASUSTeK COMPUTER INC		Engineer: ENGINEER	
Size Custom	Project Name N10	Date: Wednesday, July 02, 2008	Rev 1.0
Date: Wednesday, July 02, 2008		Sheet 67	of 97



		Title : EMPTY	
ASUSTeK COMPUTER INC		Engineer: ENGINEER	
Size	Project Name		Rev
Custom	N10		1.0
Date: Wednesday, July 02, 2008		Sheet	68 of 97

1.0 SR(2006/11/29)

D

D

C


C

B

B

A

A

		Title : HISTORY	
ASUSTeK COMPUTER INC		Engineer: ENGINEER	
Size A	Project Name N10	Rev 1.0	
Date: Wednesday, July 02, 2008		Sheet	69 of 97



5

4

3

2

1



72 FBAD0[0..63]
72 FBADQM0[0..7]
72 FBADQMS[0..7]
72 FBARDQS0[0..7]

BYTE 0
BYTE 1
BYTE 2
BYTE 3
BYTE 4
BYTE 5
BYTE 6
BYTE 7

FBAD0 D21
FBAD1 C22
FBAD2 B22
FBAD3 A22
FBAD4 C24
FBAD5 B25
FBAD6 A25
FBAD7 A26
FBAD8 D22
FBAD9 E22
FBAD10 E24
FBAD11 D24
FBAD12 D26
FBAD13 D27
FBAD14 C27
FBAD15 B27
FBAD16 D16
FBAD17 E16
FBAD18 D17
FBAD19 E18
FBAD20 D20
FBAD21 F20
FBAD22 E21
FBAD23 F21
FBAD24 C16
FBAD25 B18
FBAD26 B18
FBAD27 D18
FBAD28 C19
FBAD29 C21
FBAD30 B21
FBAD31 A21
FBAD32 P22
FBAD33 P24
FBAD34 R23
FBAD35 R24
FBAD36 T23
FBAD37 U24
FBAD38 V23
FBAD39 V24
FBAD40 N25
FBAD41 N26
FBAD42 R25
FBAD43 R26
FBAD44 T25
FBAD45 V26
FBAD46 V29
FBAD47 V27
FBAD48 V22
FBAD49 W22
FBAD50 W23
FBAD51 W24
FBAD52 AA22
FBAD53 AB23
FBAD54 AB24
FBAD55 AC24
FBAD56 W25
FBAD57 W26
FBAD58 W27
FBAD59 AA25
FBAD60 AB29
FBAD61 AB26
FBAD62 AD26
FBAD63 AD27
FBADQM0 D23
FBADQM1 C26
FBADQM2 D19
FBADQM3 B19
FBADQM4 T24
FBADQM5 T26
FBADQM6 AA23
FBADQM7 AB27
FBA_D0 D21
FBA_D1 FBA_D2
FBA_D3 FBA_D4
FBA_D5 FBA_D6
FBA_D7 FBA_D8
FBA_D9 FBA_D10
FBA_D11 FBA_D12
FBA_D13 FBA_D14
FBA_D15 FBA_D16
FBA_D17 FBA_D18
FBA_D19 FBA_D20
FBA_D21 FBA_D22
FBA_D23 FBA_D24
FBA_D25 FBA_D26
FBA_D27 FBA_D28
FBA_D29 FBA_D30
FBA_D31 FBA_D32
FBA_D33 FBA_D34
FBA_D35 FBA_D36
FBA_D37 FBA_D38
FBA_D39 FBA_D40
FBA_D41 FBA_D42
FBA_D43 FBA_D44
FBA_D45 FBA_D46
FBA_D47 FBA_D48
FBA_D49 FBA_D50
FBA_D51 FBA_D52
FBA_D53 FBA_D54
FBA_D55 FBA_D56
FBA_D57 FBA_D58
FBA_D59 FBA_D60
FBA_D61 FBA_D62
FBA_D63 FBA_D63
FBA_DQM0 FBA_DQM1
FBA_DQM2 FBA_DQM3
FBA_DQM4 FBA_DQM5
FBA_DQM6 FBA_DQM7
FBA_DQS_WP0 FBA_DQS_WP1
FBA_DQS_WP2 FBA_DQS_WP3
FBA_DQS_WP4 FBA_DQS_WP5
FBA_DQS_WP6 FBA_DQS_WP7
FBA_DQS_RN0 FBA_DQS_RN1
FBA_DQS_RN2 FBA_DQS_RN3
FBA_DQS_RN4 FBA_DQS_RN5
FBA_DQS_RN6 FBA_DQS_RN7

U7001B

2/13 FRAME_BUFFER

FBVDDQ_01 A13
FBVDDQ_02 B13
FBVDDQ_03 C13
FBVDDQ_04 D13
FBVDDQ_05 E13
FBVDDQ_06 F14
FBVDDQ_07 F13
FBVDDQ_08 F15
FBVDDQ_09 F16
FBVDDQ_10 F17
FBVDDQ_11 F19
FBVDDQ_12 F22
FBVDDQ_13 H23
FBVDDQ_14 H26
FBVDDQ_15 H15
FBVDDQ_16 J16
FBVDDQ_17 J16
FBVDDQ_18 J18
FBVDDQ_19 J19
FBVDDQ_20 L19
FBVDDQ_21 L23
FBVDDQ_22 L26
FBVDDQ_23 M19
FBVDDQ_24 N22
FBVDDQ_25 U22
FBVDDQ_26 V22

FBA_CMD0 F26
FBA_CMD1 J24
FBA_CMD2 F25
FBA_CMD3 M23
FBA_CMD4 M27
FBA_CMD5 M27
FBA_CMD6 K26
FBA_CMD7 J25
FBA_CMD8 J22
FBA_CMD9 G23
FBA_CMD10 G26
FBA_CMD11 J23
FBA_CMD12 M25
FBA_CMD13 K27
FBA_CMD14 G24
FBA_CMD15 L24
FBA_CMD16 K23
FBA_CMD17 K24
FBA_CMD18 G22
FBA_CMD19 H22
FBA_CMD20 H22
FBA_CMD21 M26
FBA_CMD22 H24
FBA_CMD23 F27
FBA_CMD24 J26
FBA_CMD25 G24
FBA_CMD26 G27
FBA_CMD27 M24
FBA_CMD28 K22
NC_11 L22
NC_12 L22


FBA_CLK0 F24
FBA_CLK0_N F23
FBA_CLK1 N24
FBA_CLK1_N N23

FB_CAL_PD_VDDQ B15
FB_CAL_PU_GND A15
FB_CAL_TERM_GND B16

FBA_DEBUG M22

FB_PLLAVDD R19
FB_DLLAVDD T19

FB_VREF A16







E/R V1.1 2008/05/26 change 3mm to 2mm

COMMAND BUS MAPPING

CMD-ADDR	BYTE 3:0	BYTE 7:4
CMD0	A3	NC
CMD1	A0	A0
CMD2	A2	NC
CMD3	A1	A1
CMD4	NC	A3
CMD5	NC	A4
CMD6	NC	A5
CMD7	CS1*	CS1*
CMD8	CS0*	CS0*
CMD9	WE*	WE*
CMD10	BA0	BA0
CMD11	CKE	CKE
CMD12	RST/ODT	RST/ODT
CMD13	NC	A2
CMD14	A12	A12
CMD15	RAS*	RAS*
CMD16	A11	A11
CMD17	A10	A10
CMD18	BA1	BA1
CMD19	AB	AB
CMD20	AB	AB
CMD21	AB	AB
CMD22	A5	NC
CMD23	A7	A7
CMD24	A4	NC
CMD25	CAS*	CAS*
CMD26	A13	A13
CMD27	BA2	BA2
CMD28	RFL0	RFL0
CMD29	RFL1	RFL1
CMD30	RFL2	RFL2


Note: CS1* not used for single rank



ASUS Title : NB9MGS_FB
ASUSTek COMPUTER INC Engineer: ENGINEER

Size	Project Name	Rev
Custom	N10	1.0

Date: Wednesday, July 02, 2008 Sheet 71 of 87




VGA




P/R V2.0 2008/6/30 R7302 change P/N



LVDS



P/R V2.0 R7303 change to P/N:10G212909014010 (909 OHM 0402 1%)




HDMI



		Title : NB9MGS_DISPLAY	
ASUSTeK COMPUTER INC		Engineer: ENGINEER	
Size Custom	Project Name N10	Date Monday, July 07, 2008	Rev 1.0
		Sheet	73 of 97


Xtal

P/R V2.0 20080701 C7401, C7402, C7406, C7404 change P/N



E/R C7416, C7417 變更 27pF


EXTERNAL SPREAD SPECTRUM



U7001J
1313 GND_NC



AC11	GND_01	AA6	X
AC14	GND_02	NC_01	
AC17	GND_03	NC_02	
AC2	GND_04	AC19	X
AC20	GND_05	NC_03	
AC23	GND_06	NC_04	
AC26	GND_07	T6	X
AC5	GND_08		
ACB	GND_09		
AF11	GND_10		
AF14	GND_11		
AF17	GND_12		
AF2	GND_13		
AF20	GND_14		
AF23	GND_15		
AF26	GND_16		
AF5	GND_17		
AF8	GND_18		
B11	GND_19		
B14	GND_20		
B17	GND_21		
B2	GND_22		
B20	GND_23		
B23	GND_24		
B26	GND_25		
B5	GND_26		
B8	GND_27		
E11	GND_28		
E14	GND_29		
E17	GND_30		
E2	GND_31		
E20	GND_32		
E23	GND_33		
E26	GND_34		
E5	GND_35		
E8	GND_36		
H2	GND_37		
H5	GND_38		
J11	GND_39		
J14	GND_40		
J17	GND_41		
K19	GND_42		
K9	GND_43		
L11	GND_44		
L12	GND_45		
L13	GND_46		
L14	GND_47		
L15	GND_48		
L16	GND_49		
L17	GND_50		
L2	GND_51		
L5	GND_52		
M12	GND_53		
M13	GND_54		
M14	GND_55		
M15	GND_56		
M16	GND_57		
P19	GND_58		
P2	GND_59		
P23	GND_60		
P26	GND_61		
P5	GND_62		
P9	GND_63		
T12	GND_64		
T13	GND_65		
T14	GND_66		
T15	GND_67		
T16	GND_68		
U11	GND_69		
U12	GND_70		
U13	GND_71		
U14	GND_72		
U15	GND_73		
U16	GND_74		
U17	GND_75		
U2	GND_76		
U23	GND_77		
U26	GND_78		
U5	GND_79		
V19	GND_80		
V9	GND_81		
W11	GND_82		
W14	GND_83		
W17	GND_84		
Y2	GND_85		
Y23	GND_86		
Y26	GND_87		
Y5	GND_88		

Other




ROM

R7521= 10Kohm =>NB9M-GS
 R7521= 5Kohm =>NB9M-GE




E/R V1.1 2008/5/28 U7501 change P/N: 05G021402019



Hynix 32Mx16: R7543 => 45K ohm
 Qimonda 32Mx16: R7543 => 35K ohm




External thermal sensor

GPIO





GPIO ASSIGNMENTS

GPIO	I/O	ACTIVE	USAGE
0	IN	N/A	N/A
1	IN	N/A	HDMI HOTPLUG
2	OUT	HIGH	PANEL BACKLIGHT PWM
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	N/A	NVDD VID 0
6	OUT	N/A	NVDD VID 1
7	OUT	N/A	FBVDD VID 0
8	IN	LOW	THERMAL ALERT
9	OUT	LOW	FAN PWM
10	OUT	N/A	FBVREF SELECT
11	OUT	Low	SLI SYNCO
12	IN	N/A	AC DETECT
13	OUT	N/A	PS CONTROL
14	OUT	N/A	PS CONTROL



NB9M-GS I2C PORT E is for HDMI






Title : **EMPTY**

ASUSTeK COMPUTER INC

Engineer: **ENGINEER**

Size	Project Name	Rev
A	N10	1.0



		Title : ****	
ASUSTeK COMPUTER INC		Engineer: ENGINEER	
Size	Project Name	Rev	
Custom	N10	1.0	
Date: Wednesday, July 02, 2008		Sheet	77 of 97




		Title : ****
ASUSTeK COMPUTER INC		Engineer: ENGINEER
Size	Project Name	Rev
B	N10 FUNC BOARD	1.0
Date: Wednesday, July 02, 2008		Sheet 78 of 97

	5	4	3	2	1
D					
C					
B					
A					
	5	4	3	2	1

		Title : ****	
ASUSTeK COMPUTER INC		Engineer: ENGINEER	
Size	Project Name	Rev	
B	N10 POWER SW	1.0	
Date: Wednesday, July 02, 2008		Sheet	79 of 97

ADJ 080522 080522




080313 for Vcore voltage higher


Desktop DiamondVile CPU VID=1.05V

VOL_SEL	VCORE_CNT1	VCORE_CNT2	Voltage
H	H		VID+60mV
L	H		Not allow
H	L		VID=1.2V
L	L		VID-38.5mV

$R8022=100K, FSW=1/(16.26*(1.00K+6.5K))=577.47KHz$
 $R8022=301K, FSW=1/(16.26*(303K+6.5K))=200KHz$




ADD 080512 080512



080526 for ocp

080527 for load line

080312 for Faw



OCP=10.5A





+Vcore_O +Vcore

+Vcore_O +Vcore

+Vcore

+Vcore

ASUS Title: POWER_VCORE
 ASUSTek COMPUTER INC. NB6 Engineer: Benson
 Size: Project Name Rev: 1.0
 Custom: N10
 Date: Wednesday, July 02, 2008 Sheet: 80 of 97




VOL_SEL	Voltage
H	+1.5VS
L	+1.5VS-75mV





*Rocset=Ioc*DCR/10uA, (ROCSET=R8213;R8215=R8213)
 +1.5VO: (ROCSET=R8213;R8215=R8213=10.7KOhm; OCP>6A
 +1.05VO: (ROCSET=R8212;R8212=R8211=10KOhm; OCP>9.6A

*VREF = 0.6V+-1%
 +1.5VO = VREF*(R8206+R8214)/ R8214=1.52+-2.26%
 +1.05VO=VREF*(R8207+R8210)/ R8207=1.052+-2.26%



* Fsw=1/K*rfset;K=1.5*10e-10; (rfset=R8202,R8204)
 Vo1=1.05V, FSW=1/(k*22.1k)=300KHz
 Vo2=1.5V, FSW=1/(k*18.2k)=366.3KHz





* pin 29 connect to GND with 5 Via independent, isolate pin17 and pin 18 0314




VOL_SEL	Voltage
H	+VCCP
L	+VCCP-50mV





+2.5VS




R8431=21.5K=>Vo=2.531V

R8431=21K=>Vo=2.497V

		Title : POWER_25VS&3VA	
ASUSTeK COMPUTER INC		Engineer: Benson	
Size Custom	Project Name N10	Rev 1.0	
Date: Wednesday, July 02, 2008		Sheet	84 of 97


SKIP# = VDD , forced PWM mode
 SKIP# = OPEN , ultrasonic mode
 SKIP# = GND , pulse skipping mode




NB9MGS

GPU_VID1	GPU_VID0	+VGA_VCORE_O
L	L	0.9V
L	H	1.09V
H	L	1.17V

R8911 = 309K
 R8913 = 261K
 R8915 = 196K






Title : NA


ASUSTeK COMPUTER INC

Engineer: Benson

Size	Project Name	Rev
A	N10	1.0


Date: Wednesday, July 02, 2008 Sheet 86 of 97



		Title : POWER_SHUTDOWN#
ASUSTeK COMPUTER INC		Engineer: Benson
Size A	Project Name N10	Rev 1.0
Date: Wednesday, July 02, 2008		Sheet 87 of 97

POWER PATH & BAT_LEARN

for delete BAT_LEARN function




080214 Snubber
 1.10 Ohm, 0.1uF/50V(p)
 2.4.70ohm, 1uF/50V(e)
 3.10 Ohm, 1uF/50V

AC_BAT_SYS_INV to inverter connect,
 Power trace =60mil(min),
 Put JP8805 close to Q8800


$(240mV/15mOhm) \cdot VSET/4.2V - ICHG = 2.5A \rightarrow VSET = 0.655$
 EC not ready OK --> R8836 unmount, others mount
 EC ready OK --> unmount R8835, R8830, Q8806, R8844, Q8807, Q8808; mount R8836


MAX17005-->R8831=1MOhm(6)
 MAX17015-->R8831=0 Ohm
 MAX17015 change MAX17005 List
 R8820=100K 0.1% --> 0 ohm
 R8826=20K 0.1% --> 0
 R8831=0 ohm --> 1.69M ohm
 R8833=0 --> 130K ohm




EC ready OK --> R8821=20KOhm,
 R8826=20KOhm, R8823=49.9KOhm
 EC not ready OK --> unmount R8821=20KOhm,
 R8826=20KOhm, R8823=100KOhm
 BATT=2.1V --> BATT=12.6V

AC_IN Threshold: $2.048V_{max} \cdot A/D_DOCK_IN = 17.44V$ active
 Adapter In(max) = $[60mV/Rsense(ADn)] \cdot [Iw/Rb(Ra)]$
 Rsense(ADn) = 20m ohm
 Ra = R8823 = 17.8K ohm; Rb = R8843 = 1K ohm
 => In(max) = 3.168A
 => Constant Power = $19V \cdot 3.168A = 60.2W$
 Charge Current Ichg = $[240mV/Rsense(CHG)] \cdot [VSET/VAA]$
 Rsense(CHG) = R8842 = 10m ohm
 VCTL = 3V => Ichg = 2.5A
 VCTL = 1.65V => Ichg = 1.4A
 Precharge current = 150mA
 $2.4V < VCTL < 4.2V \rightarrow 3cells = Vcell = 4.2V / (4.2V - VCTL) / 6$
 3 cells = VCTL = 3.9V => Vcell = 4.633V
 $0V < VCTL < 1.8V \rightarrow 4cells = Vcell = 4.2V / (4.2V - VCTL) / 6$
 4 cells = VCTL = 0.3V => Vcell = 4.635V
 Mode pin : Vmode > 2.8V (tie to LDO pin) --> 4 Cells
 2.0 > Vmode > 1.8V (floating) --> 3 Cells
 0.8 > Vmode (tie to GND) --> Learning mode
 VCTL = 0.8V or DCIN < 7V --> Charger Disable
 VCTL = 3.9V; CHG VOLTAGE = 4.25/CELL (3 CELL)




		Title : NA	
ASUSTeK COMPUTER INC		Engineer: Benson	
Size	Project Name		Rev
A	N10		1.0
Date: Wednesday, July 02, 2008		Sheet	89 of 97


BATTERY IN DETECT



ADAPTER IN DETECT




+2.5VREF



U8600 & U8601 colay


U8600 Main source change to 06G006002414 (tolerance:1%).
 Add second source 06G006002610 (tolerance:1%),
 06G006002412 (tolerance:0.2%) and
 06G006002020 (tolerance:0.2%)

Power limit Circuit




$V_{iinp} = I_{input} * R_S * G_{linp} * R_{8807}$
 $V_{iinp} = 1.877V$, $R_S = 20mohm$,
 $G_{linp} = 2.8uA/mV$, $P_{inip} = 63.65W$
 $R_{8839} = 10K \rightarrow I_{input} = 3.35A$



SUSB#_PWR POWER




SUSC#_PWR POWER



VGA_PWRON POWER




FOR POWER TEST




AC_BAT_SYS	AC_BAT_SYS	80,81,82,83,84
BAT	BAT	60,84
BAT_CON	BAT_CON	60,84
+3VA	+3VA	12,30,57,85,86
+5VO	+5VO	81,82,83,85,88
+5VSUS	+5VSUS	56,62,81
+3VO	+3VO	53,81,88
+3VSUS	+3VSUS	30,37,81
+5V	+5V	9,14,39,52,56,57,65,69,88
+5VS	+5VS	14,36,37,45,48,50,56,57,61,62,69,80,82,88
+3V	+3V	13,14,30,45,52,54,57,62,65,88
+3VS	+3VS	7,12,13,14,29,30,35,36,37,42,44,45,48,50,51,53,54,55,56,57,58,61,62,66,68,80,82,85,88
+12V	+12V	48,57,66,81
+12VS	+12VS	48,57,66,81
+2.5VS	+2.5VS	48,57,66,81
+1.8VO	+1.8VO	83
+1.8V	+1.8V	7,9,11,14,57,83,85
+1.8VS	+1.8VS	7,9,11,14,57,83,85
+0.9VS	+0.9VS	7,9,11,83
+VCCP	+VCCP	4,10,13,14,29,53,57,85
+1.05VO	+1.05VO	82
+1.5VS	+1.5VS	4,10,13,14,29,53,57,85
+VCORE	+VCORE	4,80
+VGA_Vcore	+VGA_Vcore	4,10,13,14,29,53,57,85
+1.1VS	+1.1VS	60,84
GPU_VID0	GPU_VID0	60,84
GPU_VID1	GPU_VID1	60,84
NVDD_SENSE	NVDD_SENSE	60,84


POWER GOOD DETECTOR



- R2.0 080331 Add Q9201, R9204 and un-mount U9200 for cost down with R9209 change from 100kohm to 10 kohm
- 080401 Change Q9201 from 2N7002 to BSS138.
- 080402 Un-Mount Q9201 and R9204, mount U9200. Recover R9209 from 10Kohm to 100Kohm




N10 POWER-ON SEQUENCE UNDER BATTERY MODE




1. Battery is plugged in only and +3VA_EC is on
2. EC_RST# is de-asserted
3. Power button is pressed
4. EC asserts VSUS_ON to turn SUS power on
5. SUS_PWRGD is asserted to indicate SUS power is OK
6. EC de-asserts PM_RSMRST# to reset RTC well of ICH7M
7. EC asserts PM_PWRBTN# to ICH7M from G2 to G0
8. ICH7M de-asserts PM_SUSC# to EC
9. EC de-asserts SUSC_EC# to turn +V power on
10. ICH7M de-asserts PM_SUSB# to EC
11. EC de-asserts SUSB_EC# to turn +VS power on
12. EC waits for ALL_SYSTEM_PWRGD
13. EC asserts CPU_VRON to turn CPU power on
14. EC waits for VRM_PWRGD
15. EC asserts EC_CLK_EN to enable clock generator
16. EC asserts PM_PWROK to 945GMS and ICH7M
17. ICH7M asserts H_PWRGD to CPU
18. ICH7M asserts PLT_RST# to reset 945GMS
19. 945GMS asserts H_CPURST# to reset CPU

DC MODE Power On Sequence
1 → 19




N10 POWER-ON SEQUENCE UNDER BATTERY MODE



1. Battery is plugged in only and +3VA_EC is on
2. EC_RST# is de-asserted
3. Power button is pressed
4. EC asserts VSUS_ON to turn SUS power on
5. SUS_PWRGD is asserted to indicate SUS power is OK
6. EC de-asserts PM_RSMRST# to reset RTC well of ICH7M
7. EC asserts PM_PWRBTN# to ICH7M from G2 to G0
8. ICH7M de-asserts PM_SUSC# to EC
9. EC de-asserts S USC_EC# to turn +V power on
10. ICH7M de-asserts PM_SUSB# to EC
11. EC de-asserts SUSB_EC# to turn +VS power on
12. EC waits for ALL_SYSTEM_PWRGD
13. EC asserts CPU_VRON to turn CPU power on
14. EC waits for VRM_PWRGD
15. EC asserts EC_CLK_EN to enable clock generator
16. EC asserts PM_PWROK to 945GMS and ICH7M
17. ICH7M asserts H_PWRGD to CPU
18. ICH7M asserts PLT_RST# to reset 945GMS
19. 945GMS asserts H_CPURST# to reset CPU

AC MODE Power On Sequence

1 → 19



ASUS		Title : POWER ON SEQUENCE(1)
ASUSTeK COMPUTER INC		Engineer: ENGINEER
Size B	Project Name N10	Rev 0.1
Date: Wednesday, July 02, 2008		Sheet 97 of 97