


# N20A: PENRYN/CANTIGA/ICH9-M BLOCK DIAGRAM



**Small-Board**

Power Switch Board

LED

PAGE 56

CLOCK GEN. ICS/9LPR363

PAGE 29

FAN + Thermal sensor

PAGE 50

**Small-Board**

CRT

PAGE 46

**Sub-Board**

ALAZIA MDC

AUDIO BOARD ALC663

MIC PREAMP & INT MIC

AUDIO\_AMP & INT SPK

SPDIF JACK

PAGE 55

PAGE 53

PAGE 55

PAGE 54

PAGE 54

**Small-Board**

TouchPad

TPM

KBC 8752

BIOS SPI ROM

INTERNAL KEYBOARD

DeBug port

PAGE 58

PAGE 62

PAGE 30-31

PAGE 31

PAGE 31

PAGE 44

**Sub-Board**

LAN IO

PAGE 56

**Sub-Board**

USB \* 1port

MiniCard WWAN

SIM Card

PAGE 51

PAGE 52

**Small-Board**

Finger Printer

PAGE 42

**POWER**

VCORE	PAGE 80
SYSTEM	PAGE 81
1.5VS, 1.05VS	PAGE 82
DDR&VTT	PAGE 83
+1.25VS&2.5VS	PAGE 84
VGACore & +1.25VO	PAGE 85
SHUTDOWN#	PAGE 87
CHARGER	PAGE 88
DETECT	PAGE 90
LOAD SWITCH	PAGE 91
PROTECT	PAGE 92
POWER SIGNAL	PAGE 93
TFT-LED DRIVE	PAGE 94
FLOWCHART	PAGE 95

DC/BAT Connector

PAGE 60

Discharge

PAGE 57

System Resource

PAGE 2

Power On Sequence

PAGE 32

Rev. History

PAGE 69

# N20A Schematic Index

Page	System page Ref.
01	Block Diagram
02	Schematic Information
03-05	CPU-Penryn
07-09	DDR II SO-DIMM
10-15	Cantiga
20-24	ICH9M
25	SPI ROM
29	CLK-ICS9LPR363CGLF-T
30-31	EC_IT8752
32	POWER-ON SEQUENCE
33	Realtek RTL8111C
34	RJ45 + RJ11
35	MDC
36	ALC663 Codec
37	AUDIO_G1431 & HP
38	MICROPHONE & Array MIC
39	FM2010 DSP
40	CARDBUS R5C833(PCI I/F)
41	CARDBUS R5C833(1394 & SD)
42	IEEE1394A & 4 IN1 CON
43	NewCard PWR SW & CON
44	Debug
45	LVDS & INVERTER CONNECTOR
46	CRT
48	HDMI
50	THER SENSOR & FAN
51	HDD & CDROM
52	USB Port x 4
53	MINICARD (Ebron/Robson/3G/TV)
54	PORT Docking
55	Super I/O & EIR
56	LED/TP/SW
57	DISCHARGE
59	UMB
60	DC power jack, Batter conn.
61	Blue Tooth
62	TPM
63	Finger Print
65	MDC NUT & Hinksink NUT
66	E-SATA
68	XDP
70-77	VGA (nVidia NB9P-GE)
80	POWER_VCORE
81	POWER_SYSTEM
82	POWER_I/O_1.5V & 1.05VM
83	POWER_I/O_DDR & VTT
84	NONE
85	POWER_VGA_VCORE & 1.1VO
88	POWER_CHARGER
90	POWER_DETECT
91	POWER_LOAD SWITCH
92	POWER_PROTECT
93	POWER_SIGNAL
94	POWER_FLOWCHART




INT PU\*: PU or PD in special time

GPIO33 Internal Pull High, Go Low= Flash - 1, Descriptor Security will be overridden

ICH9-M GPIO	Use As	Signal Name	Power
GPIO 00	GPI	PMSYNC#(programmed as GPO)	+3VS
GPIO 01	GPI	DOCKING_DET# EXT PU	+3VS
GPIO [2:5]	GPI	PCI_INT[E:H]#EXT PU	+5VS
GPIO 06	GPI	- EXT PU	+3VS
GPIO 07	GPI	- EXT PU	+3VS
GPIO 08	GPI	EXT_SMI# EXT PU	+3VSUS
GPIO 09	Native	WOL_EN	+3VSUS
GPIO 10	GPI	SUS_PWR_ACK EXT PU	+3VSUS
GPIO 11	Native	EXT_SCI#(Programmed as GPI)	+3VSUS
GPIO 12	GPO	-	+3VSUS
GPIO 13	GPI	CB_SD#(Programmed as GPO)	+3VSUS
GPIO 14	GPI	AC_PRESENT EXT PD	+3VSUS
GPIO 15	Native	STP_PCI#	+3VSUS
GPIO 16	Native	PM DPRSLPVR INT PD*	+3VS
GPIO 17	GPI	WLAN_LED(Programmed as GPO)	+3VS
GPIO 18	GPO	-	+3VS
GPIO 19	GPI	- EXT PU	+3VS
GPIO 20	GPO	- INT PD*	+3VS
GPIO 21	GPI	- EXT PU	+3VS
GPIO 22	GPI	BT_DET# EXT PU	+3VS
GPIO 23	Native	ICH_LDRQ1# INT PU	+3VS
GPIO 24	GPO	WLAN_ON	+3VSUS
GPIO 25	Native	STP_CPU#	+3VSUS
GPIO 26	Native	PM_S4_STATE#	+3VSUS
GPIO 27	GPO	BT_ON	+3VSUS
GPIO 28	GPO	BT_LED	+3VSUS
GPIO 29	Native	USB_OC#5	+3VSUS
GPIO 30	Native	USB_OC#6	+3VSUS
GPIO 31	Native	USB_OC#7	+3VSUS
GPIO 32	GPO	PM_CLKRUN#	+3VS
GPIO 33	GPO	- INT PU*	+3VS
GPIO 34	GPO	-	+3VS
GPIO 35	GPO	-	+3VS
GPIO 36	GPI	- EXT PU	+3VS
GPIO 37	GPI	PCB_ID0	+3VS
GPIO 38	GPI	PCB_ID1	+3VS
GPIO 39	GPI	PCB_ID2	+3VS
GPIO 40	Native	USB_OC01#	+3VSUS
GPIO 41	Native	USB_OC2#	+3VSUS
GPIO 42	Native	USB_OC3#	+3VSUS
GPIO 43	Native	USB_OC4#	+3VSUS
GPIO 44	Native	CLK_DEC#	+3VSUS
GPIO 45	Native	CLK_ACC	+3VSUS
GPIO 46	Native	NEWCARD_OC#	+3VSUS
GPIO 47	Native	UNDOCKING#	+3VSUS
GPIO 48	GPI	EMAIL_LED# EXT PU	+3VS
GPIO 49	GPO	GPU_RST# INT PU*	+3VS
GPIO 50	Native	PCI_REQ#1	+5VS
GPIO 51	Native	PCI_GNT#1 INT PU*	+3VS
GPIO 52	Native	PCI_REQ#2	+5VS
GPIO 53	Native	PCI_GNT#2 INT PU*	+3VS
GPIO 54	Native	PCI_REQ#3	+5VS
GPIO 55	Native	PCI_GNT#3 INT PU*	+3VS
GPIO 56	GPI	- EXT PU	+3VSUS
GPIO 57	GPI	- EXT PU	+3VSUS
GPIO 58	GPI	SPI_CS#1 INT PU*	+3VSUS
GPIO 59	Native	USB_OC0#	+3VSUS
GPIO 60	Native	LINKALERT#	+3VSUS



EC GPIO	Use As	Signal Name	Power
GPA0	GPO	PWR_LED_UP#	
GPA1	GPO	CHG_LED_UP#	
GPA2	GPO	BATSEL_3S#	
GPA3	-	-	
GPA4	GPO	LCD_BL_PWM	
GPA5	GPO	FAN0_PWM	
GPA6	GPO	BAT1_CNT1#	
GPA7	GPO	BAT2_CNT1#	
GPB0	GPO	CHG_EN#	
GPB1	GPO	PRECHG	
GPB2	GPI	DISTP#	
GPB3	ALT	SMB0_CLK	
GPB4	ALT	SMB0_DAT	
GPB5	OD	A20GATE	
GPB6	OD	RCIN#	
GPB7	GPO	PM_RSMRST#	
GPC0	GPI	MARATHON#	
GPC1	ALT	SMB1_CLK	
GPC2	ALT	SMB1_DAT	
GPC3	GPO	PM_PWRBTN#	
GPC4	ALT	AC_IN_OC#	
GPC5	GPO	OP_SD#	
GPC6	ALT	BAT1_IN_OC#	
GPC7	GPO	3G_ON#	
GPD0	GPI	PWRLIMIT#	
GPD1	ALT	PM_S4_STATE#	
GPD2	ALT	BUF_PLT_RST#	
GPD3	OD	EXT_SCI#	
GPD4	OD	EXT_SMI#	
GPD5	GPO	LCD_BACKOFF#	
GPD6	ALT	FAN0_TACH	
GPD7	GPI	COLOREN#	
GPE0	GPO	VSUS_ON	
GPE1	GPO	SUSC_EC#	
GPE2	GPO	SUSB_EC1#	
GPE3	GPO	CPU_VRON	
GPE4	ALT	PWR_SW#	
GPE5	ALT	BAT2_IN_OC#	
GPE6	GPI	LID_SW#	
GPE7	GPO	PM_THERM#	
GPF0	GPI	BLUETOOTH#	
GPF1	GPI	WIRELESS#	
GPF2	ALT	PS2_CLK_5S_PD	
GPF3	ALT	PS2_DATA_5S_PD	
GPF4	ALT	TP_CLK	
GPF5	ALT	TP_DAT	
GPF6	GPO	THRO_CPU	
GPF7	GPO	PS_SHDN#	
GPB0	GPI	INSTANT_ON#	
GPG1	ALT	PM_SUSB#	
GPG2	GPO	BAT1_CNT2#	
-	-	-	
-	-	-	

EC GPIO	Use As	Signal Name	Power
-	-	-	
GPG6	GPO	BAT2_CNT2#	
-	-	-	
GPH0	OD	PM_CLKRUN#	
GPH1	ALT	-	
GPH2	ALT	-	
GPH3	GPO	BAT_LEARN	
GPH4	GPO	-	
GPH5	GPO	NUM_LED	
GPH6	GPO	CAP_LED	
-	-	-	
GPIO	GPI	-	
GPI1	GPI	SUS_PWRGD	
GPI2	GPI	ALL_SYSTEM_PWRGD	
GPI3	GPI	VRM_PWRGD	
GPI4	GPI	PWR_MON	
GPI5	GPI	PD_DET#	
GPI6	GPI	KB_ID0	
GPI7	GPI	KB_ID1	
GPJ0	GPO	EC_CLK_EN	
GPJ1	GPO	PM_PWR0K	
GPJ2	GPI	UNDOCK#_PD	
GPJ3	-	-	
GPJ4	GPO	BL_DA	
GPJ5	GPO	FAN_DA	
GPK0	GPI	PM_SLP_M#	
GPK1	GPI	SUSPWR_ACK	
GPK2	GPI	PM_SUSC#	
GPK3	GPI	+3VM_PG	
GPK4	GPI	+1.05VM_+3VMCLK_PG	
GPK5	GPI	LAN_WOL_EN	
GPL0	GPI	AC_APR_UC#	
GPL1	GPI	-	
GPL2	GPO	-	
GPL3	GPO	LAN_RST#	
GPL4	GPO	CL_PWR0K	
GPL5	GPO	EC_WLAN_PWR	
GPL6	GPO	SLP_M_ON	
GPL7	GPO	S4_STATE_ON	
GPK6	GPO	AC_PRESENT	
GPK7	GPI	PS_CPPE#	
-	-	-	
-	-	-	




Comp 0,2: Zo=27.4 Ohm, trace length < 0.5"


Comp 1,3: Zo=55 Ohm, trace length < 0.5"




Place R0304 & R0306 for XDP function



### 38A for Penryn



### +VCCP Decoupling Capacitor (Place near CPU)



#### Decoupling guide from Intel


<b>CORE</b>	22uF/10V r 10uF	* 32pcs
	330uF/2V	* 6pcs
<b>VCCP</b>	0.1uF	* 6pcs
	150uF	* 1pcs ?
	10uF	* 1pcs ?

#### +VCCORE Mid-Frequency Capacitor

Intel: 22UF \*32  
 F3S: 10UF \*16  
 A7S: 10UF \*10 ....11/17  
 V1V: ?

#### +VCCP Decoupling Capacitor

Intel: 270UF \*1, 0.1UF \*6  
 F3S: 100UF \*1, 0.1UF \*4  
 V1V: ?



Thermal Trip signal (From CPU to ICH-9M and sequence)

5

4

3

2

1

D

D

C


C


B

B


A


A

		<b>Title : CPU CAPS</b>	
ASUSTeK COMPUTER INC. NB1		Engineer: <i>Ryan_Wang</i>	
Size	Project Name		Rev
Custom	<b>N20A</b>		1.20
Date: Monday, June 02, 2008		Sheet	6 of 101





M\_A\_DQ[63:0] 12












Cap 0.1uF within 100 mils from GMCH

U1001A	
H_D#0	F2
H_D#1	G8
H_D#2	F8
H_D#3	E6
H_D#4	G2
H_D#5	H6
H_D#6	H2
H_D#7	F6
H_D#8	D4
H_D#9	H3
H_D#10	M9
H_D#11	M11
H_D#12	J1
H_D#13	J2
H_D#14	N12
H_D#15	J6
H_D#16	L2
H_D#17	R2
H_D#18	R2
H_D#19	N9
H_D#20	L6
H_D#21	M5
H_D#22	J3
H_D#23	N2
H_D#24	R1
H_D#25	N5
H_D#26	N6
H_D#27	P13
H_D#28	N8
H_D#29	L7
H_D#30	N10
H_D#31	M3
H_D#32	Y3
H_D#33	AD14
H_D#34	Y6
H_D#35	Y10
H_D#36	Y12
H_D#37	Y14
H_D#38	Y7
H_D#39	W2
H_D#40	AA8
H_D#41	Y9
H_D#42	AA13
H_D#43	AA9
H_D#44	AA11
H_D#45	AD11
H_D#46	AD10
H_D#47	AD13
H_D#48	AE12
H_D#49	AE9
H_D#50	AA2
H_D#51	AD8
H_D#52	AA3
H_D#53	AD3
H_D#54	AD7
H_D#55	AE14
H_D#56	AE3
H_D#57	AC1
H_D#58	AE3
H_D#59	AC3
H_D#60	AE11
H_D#61	AE8
H_D#62	AG2
H_D#63	AD6
H_SWING	C5
H_RCOMP	E3
H_CPURST#	C12
H_CPUSLP#	E11
H_VREF	A11
H_DVREF	B11
CANTIGA_CHIPSET	



HOST

H_A#_3	A14	H_A#3
H_A#_4	C15	H_A#4
H_A#_5	F16	H_A#5
H_A#_6	H13	H_A#6
H_A#_7	C18	H_A#7
H_A#_8	M16	H_A#8
H_A#_9	J13	H_A#9
H_A#_10	P16	H_A#10
H_A#_11	R16	H_A#11
H_A#_12	N17	H_A#12
H_A#_13	M13	H_A#13
H_A#_14	E17	H_A#14
H_A#_15	P17	H_A#15
H_A#_16	E17	H_A#16
H_A#_17	G20	H_A#17
H_A#_18	B19	H_A#18
H_A#_19	J16	H_A#19
H_A#_20	E20	H_A#20
H_A#_21	H16	H_A#21
H_A#_22	J20	H_A#22
H_A#_23	L17	H_A#23
H_A#_24	A17	H_A#24
H_A#_25	B17	H_A#25
H_A#_26	L16	H_A#26
H_A#_27	C21	H_A#27
H_A#_28	J17	H_A#28
H_A#_29	H20	H_A#29
H_A#_30	B18	H_A#30
H_A#_31	K17	H_A#31
H_A#_32	B20	H_A#32
H_A#_33	F21	H_A#33
H_A#_34	K21	H_A#34
H_A#_35	L20	H_A#35
H_ADS#	H12	H_ADS# 3
H_ADSTB#_0	B16	H_ADSTB#0 3
H_ADSTB#_1	G17	H_ADSTB#1 3
H_BNR#	A9	H_BNR# 3
H_BPR#	E11	H_BPR# 3
H_BR0#	G12	H_BR0# 3
H_DEFER#	E9	H_DEFER# 3
H_DBSY#	B10	H_DBSY# 3
HPLL_CLK#	AH7	HPLL_CLK# 29
HPLL_CLK#	AH6	HPLL_CLK# 29
H_DPWR#	J11	H_DPWR# 3
H_DRDY#	E9	H_DRDY# 3
H_HIT#	H9	H_HIT# 3
H_HITM#	E12	H_HITM# 3
H_LOCK#	H11	H_LOCK# 3
H_TRDY#	C9	H_TRDY# 3
H_DINV#_0	J8	H_DINV#0 3
H_DINV#_1	L3	H_DINV#1 3
H_DINV#_2	Y13	H_DINV#2 3
H_DINV#_3	Y1	H_DINV#3 3
H_DSTBN#_0	L10	H_DSTBN#0 3
H_DSTBN#_1	M7	H_DSTBN#1 3
H_DSTBN#_2	AA5	H_DSTBN#2 3
H_DSTBN#_3	AE6	H_DSTBN#3 3
H_DSTBP#_0	L9	H_DSTBP#0 3
H_DSTBP#_1	M8	H_DSTBP#1 3
H_DSTBP#_2	AA6	H_DSTBP#2 3
H_DSTBP#_3	AE5	H_DSTBP#3 3
H_REQ#_0	B15	H_REQ#0
H_REQ#_1	K13	H_REQ#1
H_REQ#_2	F13	H_REQ#2
H_REQ#_3	B13	H_REQ#3
H_REQ#_4	B14	H_REQ#4
H_RS#_0	B6	H_RS#0 3
H_RS#_1	F12	H_RS#1 3
H_RS#_2	C8	H_RS#2 3




**ME JTAG PORT**

T1122 ME JTAG TCK  
 T1123 ME JTAG TDI  
 T1124 ME JTAG TDO  
 T1125 ME JTAG TMS




Pin	Signal	Component	Value
AP24	M_CLK_DDR0	R1146	2.2KOhm
AT21	M_CLK_DDR1	R1147	2.2KOhm
AV24	M_CLK_DDR2		
AU20	M_CLK_DDR3		
AR24	M_CLK_DDR#0		
AR21	M_CLK_DDR#1		
AU24	M_CLK_DDR#2		
AU20	M_CLK_DDR#3		
BC28	M_CKE0		7.9
AY28	M_CKE1		7.9
BB36	M_CKE2		8.9
BB36	M_CKE3		8.9
BA17	M_CS#0		7.9
AY16	M_CS#1		7.9
AY16	M_CS#2		8.9
AR13	M_CS#3		8.9
BD17	M_ODT0		7.9
AY17	M_ODT1		7.9
BF15	M_ODT2		8.9
AY13	M_ODT3		8.9
BG22	M_RC0MP	R1112	80.6Ohm
BH21	M_RC0MP#	R1117	80.6Ohm
BE28	SM_RC0MP_VOH		
BH28	SM_RC0MP_VOL		
AV42	M_VREF_MCH		
AR36	SM_VREF	R1111	10KOhm
BE17	MCH_SM_REXT	R1121	499Ohm
BC36	SM_DRAMRST#		
B38	CLK_REF_DPPLL		29
A38	CLK_REF_DPLL#		29
E41	CLK_REF_SSC		29
F41	CLK_REF_SSC#		29
F43	CLK_MCH_3GPLL	T1126	29
F43	CLK_MCH_3GPLL#	T1127	29
AE41	DMI_TXN0		21
AE37	DMI_RXN1		21
AE47	DMI_RXN2		21
AH39	DMI_RXN3		21
AE40	DMI_TXP0		21
AE38	DMI_TXP1		21
AE48	DMI_TXP2		21
AH40	DMI_TXP3		21
AE35	DMI_RXN0		21
AE43	DMI_RXN1		21
AE46	DMI_RXN2		21
AH42	DMI_RXN3		21
AD35	DMI_RXP0		21
AE44	DMI_RXP1		21
AE46	DMI_RXP2		21
AH43	DMI_RXP3		21
B33	GFX_VID_0	T1110	
B32	GFX_VID_1	T1111	
G33	GFX_VID_2	T1112	
F33	GFX_VID_3	T1113	
E33	GFX_VID_4	T1114	
C34	GFX_VR_EN_1	T1106	
AH37	CL_CLK0		22
AH36	CL_DATA0		22
AJ35	CL_RST#0		22
AH34	CL_VREF		22
N28	DDPC_CTRLCLK	T1118	
M28	DDPC_CTRLDATA	T1119	
G36	SDVO_CTRLCLK		32
K36	SDVO_CTRLDATA		32
K36	CLKREQ_MCH#		
H36	MCH_ICH_SYNC#		22
T1117	TSATN#		22
B12	TSATN#		22
R1126	56Ohm		
B28	ACZ_BCLK_HDMI		20
B30	ACZ_RST#_HDMI		20
B29	ACZ_SDOUT_HDMI		20
C29	ACZ_SYNC_HDMI		20
A28	ACZ_SYNC_HDMI		20

7 M\_A\_DQ[0:63]




DDR SYSTEM MEMORY A




CANTIGA\_CHIPSET





8 M\_B\_DQ[0:63]










DDR SYSTEM MEMORY B




CANTIGA\_CHIPSET




Max: 6327mA






Route VCC\_AGX\_SENSE and VSS\_AGX\_SENSE differentially.



Power disable guidelines Refer to Design Guide Table 72  
 iAMT Power disable guidelines Refer to Design Guide 5.3.23.4  
 HDA Refer to 3.10.4



R1236  
B2 Net NC



5

4

3

2

1

D

D

C

C

B

B

A

A



Title :

ASUSTeK COMPUTER INC. NB1

Engineer: *Ryan\_Wang*

Size	Project Name	Rev
A	<b>N20A</b>	1.20

Date: Tuesday, June 10, 2008 Sheet 16 of 101

5

4

3

2

1



	5	4	3	2	1
D					
C					
B					
A					
	5	4	3	2	1



**Title :**

ASUSTeK COMPUTER INC. NB1

**Engineer:** *Ryan\_Wang*

Size	Project Name	Rev
A	<b>N20A</b>	1.20

Date: **Tuesday, June 10, 2008** Sheet **17** of **101**

5

4

3

2

1

D

D

C

C

B

B

A

A



Title :

ASUSTeK COMPUTER INC. NB1

Engineer: *Ryan\_Wang*

Size  
A

Project Name  
**N20A**

Rev  
1.20

Date: Tuesday, June 10, 2008

Sheet 18 of 101

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B

B

A

A



Title :

ASUSTeK COMPUTER INC. NB1

Engineer: *Ryan\_Wang*

Size  
A

Project Name  
**N20A**

Rev  
1.20

Date: *Tuesday, June 10, 2008*

Sheet **19** of **101**


5

4




3

2


1



LCI/GLCI disable guidelines  
Design guide 4.1.1.19




Flash Descriptor Security  
Override  
High = Enable (Default)  
Low = Overridden



VccSus1\_05, VccSus1\_5, &  
VccCL1\_5 Internal VR  
High = Enable (Default)  
Low = Disable






XOR Chain Entrance Strap  
[ICH\_TP3, ACZ\_SDOUT] :

- ICH\_TP3(T2007) default high
- 00 = Reserved
- 01= Enter XOR Chain
- 10= Normal Operation (Default)
- 11= Set PCIe Port Config Bit 1





U2510 & U2511 Co-Lay



- A-port supply voltage. 1.2 V < VCCA < 3.6 V and VCCA < VCCB
- B-port supply voltage. 1.65 V < VCCB < 5.5 V



**SPI MOSI ITPM Enable**  
High = Enable  
Low = Disable(Default)



When supporting CLK GEN Turbo PIN, UNI R2108, R2109



Place within 500 mils of ICH

USB 0	USB Conn.(M/B)
USB 1	USB Conn.(M/B)
USB 2	USB Conn.(M/B)
USB 3	CARD READER(M/B)
USB 4	CMOS Camera(D/B)
USB 5	Newcard(M/B)
USB 6	ROBSON(M/B)
USB 7	WiMax(M/B)
USB 8	3G card(M/B)
USB 9	Bluetooth(M/B)
USB 10	FINGER PRINT(D/B)
USB 11	FINGER PRINT(D/B)

ICH9 Boot BIOS select

	GNT#0	CS#1	(default)
LPC	11	1	1
PCI	10	1	0
SPI	01	0	1




Refer to Montevina GPIO R1.1

**ASUS** Title: SB-ICH9M(2)  
ASUSTek COMPUTER INC. NBI Engineer: Ryan\_Wang

Size	Project Name	Rev
Custom	N20A	1.20


Date: Tuesday, June 10, 2008 Sheet 21 of 101




Mount/unmount as same R2236


CL\_VREF0/1 ~ = 0.405 V  
 CL\_VREF [0:1] routing rules  
 Width = 12 mils min  
 Spacing = 12 mils min  
 Break-out: 5 mils on 5 mils for 300 mils max

		<b>Title : SB-ICH9M(3)</b>	
		ASUSTeK COMPUTER INC. NBI Engineer: <b>Ryan_Wang</b>	
Size Custom	Project Name <b>N20A</b>		Rev 1.20
Date: Monday, June 09, 2008		Sheet 22 of 101	






<b>ASUS</b>		<b>Title : SB-ICH9M(PWR)</b>	
ASUSTeK COMPUTER INC. NB1		Engineer: <b>Ryan_Wang</b>	
Size	Project Name	Rev	
Custom	<b>N20A</b>	1.20	
Date: Monday, June 09, 2008		Sheet	23 of 101




Master	Slave
SCL_3A SDA_3A (ICH9M)	SMB_CLK_S → SO-DIMM0; SO-DIMM1; SMB_DAT_S → Debug; WLAN Card CLK Generator
SMB0_CLK SMB0_DAT (EC)	BATTERY
SMB1_CLK SMB1_DAT (EC)	Thermal Sensor





FOR iTPM  
8Mb 05G00120A010



5

4

3

2

1

D

D

C

C

B

B

A

A



Title :

ASUSTeK COMPUTER INC. NB1

Engineer: *Ryan\_Wang*

Size	Project Name	Rev
A	<b>N20A</b>	1.20

Date: **Monday, June 09, 2008**

Sheet **27** of **101**

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B

B

A

A



Title :

ASUSTeK COMPUTER INC. NB1

Engineer: *Ryan\_Wang*

Size	Project Name	Rev
A	<b>N20A</b>	1.20

Date: Monday, June 09, 2008 Sheet 28 of 101



5

4

3





2

1





- PEREQ#1**  
0: Enable control SATACLK & PCIEX0 / 6 through I2C  
1: Disable SATACLK & PCIEX0 / 6 Controlled
- PEREQ#2**  
0: Enable control PCIE1 / 8 through I2C  
1: Disable PCIE1/8 Controlled
- PEREQ#3**  
0: Enable control PCIE4 / 2 through I2C  
1: Disable PCIE 4 / 2 Controlled
- PEREQ#4**  
0: Enable control PCIE7 / 5 / 3 through I2C  
1: Disable PCIE7 / 5 / 3 Controlled

Pin5	Pin9	Pin14/15	Pin17/18
SELPCIE0_LCD# FCI3 = 0 (low)	SELLCD_27# = 0 SELLCD_27# = 1	PCIE9 DOT96	27FIWSS LCD
SELPCIE0_LCD# FCI3 = 1 (high)	SELLCD_27# = 0 SELLCD_27# = 1	PCIE9# DOT96	PCIEX0 PCIEX0



	FSLC	FSLB	FSLA	
BCLK	FSB	BSEL2	BSEL1	BSEL0
166	667	0	1	1
200	800	0	1	0
266	1066	0	0	0



	R2902	R2903	R2920
363: VREF	1K	330	UNI
364: TURBO	UNI	10K	0
364:NO TBO	UNI	UNI	UNI

Int PU/PD R=120K ohm.  
Int PU: pin 5,9,32,33,34  
Ext PD: pin 64




## For Battery

**Note:** When plug in or out the battery, it may cause a spike to damage EC and gas gauge. It needs to add varistors to protect those pins.



# In Page 60

## For Switch

### PWR SWITCH




### LID SWITCH




**Note:**  
LID\_SW# is easy to cause high voltage damage when plugging inverter board connector to M/B with AC present. Need to add bidirectional diode to protect this pin.


## Keyboard Connector



**EMI decoupling recommendation.**  
Need put between KB connector and KBC,  
and close to the connector as possible.







P/N: 09G02X473522  
close to pin1 with in 200 mil

close to L3301 with in 200 mil

RTLAN\_DSM\_EN# ----> GPIO10 of ICH9  
RTLAN\_VCC33\_EN ----> GPIO6 of ICH9

**Reserved DSM Function**

DSM function note:  
At S0 stage, when un-plug LAN cable, the RTLAN\_DSM\_EN# will pull-low to notice the system, then the system will pull-high the RTLAN\_VCC33\_EN# to cut off the ISOLATEB pin power.

**R1208**

40 mil

C3326 0.1UF/10V  
C3327 22UF/6.3V

**R1206**

Q3303 2N7002

R3313 1 0 2 00hm

**R1208**

5

4

3

2

1

D

D

C


C


B

B

A

A

		<b>Title :</b>	
ASUSTeK COMPUTER INC. NB1		Engineer: <i>Ryan_Wang</i>	
Size	Project Name	Rev	
Custom	<b>N20A</b>	1.20	
Date: Monday, June 09, 2008		Sheet	34 of 101



CLK\_PWRGD asserted when both PM\_SUSB# and VRM\_PWRGD are high.



5

4

3

2

1

D

D

C

C

B


B

A


A

		<b>Title :</b>	
ASUSTeK COMPUTER INC. NB1		Engineer: <i>Ryan_Wang</i>	
Size	Project Name	Rev	
Custom	<b>N20A</b>	1.20	
Date: Monday, June 09, 2008		Sheet	36 of 101



		<b>Title :</b>	
ASUSTeK COMPUTER INC. NBI		<b>Engineer:</b> <i>Ryan_Wang</i>	
Size	Project Name		Rev
Custom	<b>N20A</b>		1.20
Date: Monday, June 09, 2008		Sheet	37 of 101



		<b>Title :</b>	
ASUSTeK COMPUTER INC. NBI		<b>Engineer:</b> <i>Ryan_Wang</i>	
Size	Project Name		Rev
Custom	<b>N20A</b>		1.20
Date: Monday, June 09, 2008		Sheet	38 of 101

5

4

3

2

1

D

D

C

C

B

B

A

A



Title :

ASUSTeK COMPUTER INC. NB1

Engineer: *Ryan\_Wang*

Size  
A

Project Name  
**N20A**

Rev  
1.20

Date: **Monday, June 09, 2008**

Sheet **39** of **101**

5

4

3

2

1

5

4

3

2

1

D

D

C


C

B

B

A

A

		<b>Title :</b>	
ASUSTeK COMPUTER INC. NB1		<b>Engineer:</b> <i>Ryan_Wang</i>	
Size	Project Name	Rev	
Custom	<b>N20A</b>	1.20	
Date: Monday, June 09, 2008		Sheet	40 of 101



5

4

3

2

1

D

D

C


C

B












B

A

A

		<b>Title :</b>	
ASUSTeK COMPUTER INC. NB1		<b>Engineer:</b> <i>Ryan_Wang</i>	
Size	Project Name	Rev	
Custom	<b>N20A</b>	1.20	
Date: Monday, June 09, 2008		Sheet	41 of 101





# LID SENSER







# CARD READER


Stabilize +3V\_CR, if +3\_CARAD consume large in-rush current.

Fix MS Duo Adaptor short issue. (SD\_DAT1, SD\_DAT2, XD\_GND short, XD\_CD# may be possible short) Only SD2 disconnect








**R1216**  
 NEW CARD CONNECTOR J4301 12G161320267 replace 12G21510260G






# LPC DEBUG PORT




# LCD Power





Place close to J4601



5

4

3

2

1

D

D

C

C

B

B

A

A



Title :

ASUSTeK COMPUTER INC. NB1

Engineer: *Ryan\_Wang*

Size	Project Name	Rev
A	<b>N20A</b>	1.20

Date: Monday, June 09, 2008

Sheet 47 of 101

5



4

3


2

1

**Close J4801**



SDVO\_CTRLDATA=HDMI\_DDC\_DATA  
**Strapping:**  
 Low = No SDVO/HDMI (default)  
 High = SDVO/HDMI



**HDMI CONNECTOR J4801 12G24110193T replace 12G24110191L.**



5

4

3

2

1

D

D

C

C

B

B

A

A



Title :

ASUSTeK COMPUTER INC. NB1

Engineer: *Ryan\_Wang*

Size	Project Name	Rev
A	<b>N20A</b>	1.20

Date: Monday, June 09, 2008

Sheet 49 of 101

5


4

3

2


1

# Thermal Sensor




1st source: 06G023096010      TEMP.SENSOR G780P11U SOP-8      GMT  
 2nd source: 06G023026012      TEMP.SENSOR MAX6657YMS+ SOP-8      MAXIM

# DC FAN Control









# SATA HDD






# ODD



CHANGE NEW PART NUMBER





USB CONNECTOR J5201 & J5202 12G13101004Y replace 12G130011045.





A

B

C

D

E

1

1

2

2

3


3

4

4

5

5

		<b>Title :</b>
ASUSTeK COMPUTER INC. NB1		<b>Engineer:</b> <i>Ryan_Wang</i>
Size A	Project Name <b>N20A</b>	Rev 1.20
Date: <b>Monday, June 09, 2008</b>		Sheet <b>55</b> of <b>101</b>



A

B



C

D

E










# SUBSYS CONN

## Touch Pad Connector & Finger Printer




## Audio Chip & 3G Card & GigaLAN & USB Connector






# DC IN




R1218

DC-IN CONNECTOR J6001 12G171020041 replace 12G080310046


# BAT IN





For bluetooth




For side SW




**For TPM module**





		<b>Title :</b>	
ASUSTeK COMPUTER INC. NBI		Engineer: <i>Ryan_Wang</i>	
Size	Project Name	Rev	
Custom	<b>N20A</b>	1.20	
Date: Monday, June 09, 2008		Sheet 63 of 101	







Title :

ASUSTeK COMPUTER INC. NB1


Engineer: *Ryan\_Wang*

Size	Project Name	Rev
A	<b>N20A</b>	1.20








FOR WLAN (TOP)




FOR WLAN (BOTTOM)








# E-SATA Connector




# CMOS Camera Connector







		<b>Title :</b>	
ASUSTeK COMPUTER INC. NB1		Engineer: <i>Ryan_Wang</i>	
Size	Project Name	Rev	
Custom	<b>N20A</b>	1.20	
Date: Monday, June 09, 2008		Sheet 68 of 101	

# N20A Revision History

Rev	Date	Description
1.1	2008/3/1	S/R Release
1.2	2008/6/10	<p>E/R Release</p> <ol style="list-style-type: none"> <li>1. Modify BT253 pin1 and pin4 assignment with new BT253 cable. (P61)</li> <li>2. Exchange CRT buffer output VSYNC &amp; HSYNC signal. (P46)</li> <li>3. Modify signal net from LID_SW# to LIDSW#. (P45)</li> <li>4. Delete Power Board connector J5601 pin1 LID_SW# signal . (P56)</li> <li>5. Add LPC TPM Module schematic . (P22,P29,P62)</li> <li>6. Mount Q3303 for RTL8111C BUF_PLT_RST# leakage voltage. (P33)</li> <li>7. Exchange +EVDD12 R3321 from bead to 0 Ohm for RTL8111C. (P33)</li> <li>8. Add C3326 0.1uF for design IP and delete power control for LAN IC (P33)</li> <li>9. Modify SCX338 &amp; SCX339c ap value from 0.01 to 0.22uF for GMT suggestion. (P98)</li> <li>10. Modify SC403 &amp; SC405 cap value from 1uF and 0.47uF for GMT suggestion. (P99)</li> <li>11. Modify SR408 &amp; SR406 value from 47K to 24K Ohm for Gain suggestion. (P99)</li> <li>12. Modify ACZ_RST# control signal for AMP mute function. (P99)</li> <li>13.Delete CAP_LED MOS for costdown issue . (P30,P56)</li> <li>14.Change Part Number 12G16022050S for ME request . (P58 &amp; P96)</li> <li>15.Unmount control THRO_CPU schematic from EC PM_THERM#_EC. (P3)</li> <li>16. NEW CARD CONNECTOR J4301 12G161320267 replace 12G21510260G.(P43)</li> <li>17.POWER BOARD CONNECTOR J5601 12G183301406 replace 12G183301404. (P56)</li> <li>18.DC-IN CONNECTOR J6001 12G171020041 replace 12G080310046.(P60)</li> <li>19.USB CONNECTOR J5201 &amp; J5202 12G13101004Y replace 12G130011045. (P52)</li> <li>20. Modify L0401 to 0Ohm for Intel schematic suggestion.(P4)</li> <li>21. Modify DDRII DIMM 0.1uF capacitor location for layout issue.(P9)</li> <li>22. Modify SM_LINK0 and SM_LINK1 schematic from P24 to P22.(P22,P24)</li> <li>23. Delete Old LCD discharge schematic D4503 and R4509.(P45)</li> <li>24. Delete unmount control signal PM_THERM# from CPU &amp; ECschematic.(P22)</li> <li>25. Delete unmount control signal CLK_EN# from +VCORE ICschematic.(P22)</li> <li>26. Modify HDMI level shifter schematic for second source request.(P32)</li> <li>27. Unmount HDCP BOM.(P26)</li> <li>28. HDMI CONNECTOR J4801 12G24110193T replace 12G24110191L..(P48)</li> <li>29. Modify BT253 power control function for power saving. (P61)</li> <li>30. Modify FINGER PRINTER GPIO power control function for power saving. (P30,P58)</li> <li>31. Exchange BATSEL_CAP28# GPIO power control function for power saving. (P30)</li> <li>32. Modify GPIO netname CMOS_PWR_CNT# . (P30)</li> <li>33. Delete Card Reader power control function for power saving. (P42)</li> <li>34. Modify power control function for power saving. (P66)</li> <li>35. Delete LAN RTL8111C power control function for power saving. (P33)</li> <li>36. Modify Intel GM45 pin B2 to NC and pin AJ6 to GND.(P15,P11)</li> <li>37. Modify iAMT_MPWROK signal for Intel suggest schematic. (P11,P22,P30)</li> <li>38. Modify iTPM SPL_SI connect to +3VS.(P21)</li> <li>39. Add PM_PWROK R2234 10K Ohm to GND for Design IP suggestion. (P22)</li> <li>40. Unmount C2328 10uF for Intel LAN IC power plane.(P23)</li> <li>41. Add +5VSUS termination 10 Ohm for Intel suggested schematic .(P23)</li> <li>42. Modify iTPM SPL_CLK termonation R2505 to 0 Ohm.(P25)</li> <li>43. Delete resistor to GND for Shirley and Echo peak module.(P53)</li> <li>44. Delete varistor for battery SMB_DAT and SMB_CLK signal.(P60)</li> <li>45.Unmount SR3616 and SR315 for realtek suggestion.(P99)</li> <li>46. Modify SR502 to 1K Ohm for realtek suggest 1K Ohm for ESD (P100)</li> <li>47. Modify SC607 and SC608 to 100PF/250Vfor Design IP.(P101)</li> </ol>

Rev	Date	Description
		<ol style="list-style-type: none"> <li>48. Modify 0805 00hm between GND_LAN and GND_S.(P101)</li> <li>49. Modify MARATHON# to +3VA power plane for express gate. (P30)</li> <li>50. Add C2921 &amp; C2924 &amp; C2925 &amp; C4524 for 3G request. (P45)</li> <li>51. Exchange USB ESD IC D6601 to IP4223 for cost down issue.(P66)</li> <li>52. Exchange USB ESD IC D5201 and D5202 to IP4223 for cost down issue.(P52)</li> <li>53. Add 0.1uF C4529 &amp; C5603 &amp; C5821 &amp; C5822 &amp; C6010 &amp; C6103 &amp; C6103 &amp; C6755 and C6757 for EMI request.(P45,P56,P58,P66,P61,P67)</li> <li>54. Modify NEWCARD Power switch AUXIN pin17 to +3V for winbond second source.(P43)</li> <li>55.Modify EC8752 pin GPJ4 to DRAM_THROTTLE# function.(P30)</li> </ol>
1.2	2008/5/29	<p>Power Note :</p> <ol style="list-style-type: none"> <li>1. R9106 from 27k change to 22k.</li> <li>2. R9109 from 56k change to 62k.</li> <li>3. R8035 0 ohm deleted. Because EE no need CLK_EN# signal.</li> <li>4. C8808 from 1206 size change to 0805 size.(11G235247512320)</li> <li>5. Q8007,Q8000,Q8004,Q8003 from IRF7413ZPBF change to IRF8714PBF for cost down.</li> <li>6. Q8001,Q8005,Q8006,Q8002 from IRF7836PBF change to IRF8736PBF for cost down.</li> <li>7. R8214 from 95.3k change to 82.5k.</li> </ol>

5

4

3

2

1

D

D

C

C

B

B

A

A

		Title :	
ASUSTeK COMPUTER INC. NB1		Engineer: <OrgAddr1>	
Size	Project Name	Rev	
Custom	U6V	1.0	
Date: Monday, June 02, 2008	Sheet	70	of 101

5

4

3

2

1

5

4

3

2

1

D

D

C


C

B

B

A

A

		<b>Title :</b>	
ASUSTeK COMPUTER INC. NB1		<b>Engineer:</b> <OrgAddr1>	
Size	Project Name	Rev	
Custom	<b>U6V</b>	1.0	
Date: Monday, June 02, 2008		Sheet	71 of 101

5

4

3

2

1

5

4

3

2

1

D

D

C


C

B

B

A

A

		<b>Title :</b>	
ASUSTeK COMPUTER INC. NB1		<b>Engineer:</b> <OrgAddr1>	
Size	Project Name	Rev	
Custom	U6V	1.0	
Date: Monday, June 02, 2008		Sheet	72 of 101



5

4

3

2

1

D

D

C


C

B

B

A

A

		<b>Title :</b>	
ASUSTeK COMPUTER INC. NB1		Engineer: <OrgAddr1>	
Size	Project Name	Rev	
Custom	U6V	1.0	
Date: Monday, June 02, 2008		Sheet	73 of 101

5

4

3

2

1

5

4

3

2

1

D

D

C


C

B

B

A

A

		<b>Title :</b>	
ASUSTeK COMPUTER INC. NB1		<b>Engineer:</b> <OrgAddr1>	
Size	Project Name	Rev	
Custom	U6V	1.0	
Date: Monday, June 02, 2008		Sheet	74 of 101

5

4

3

2

1

D

D

C


C

B

B

A

A

		<b>Title :</b>	
ASUSTeK COMPUTER INC. NB1		<b>Engineer:</b> <OrgAddr1>	
Size	Project Name	Rev	
Custom	<b>U6V</b>	1.0	
Date: Monday, June 02, 2008		Sheet	75 of 101

5


4

3

2

1



		<b>Title :</b>	
ASUSTeK COMPUTER INC		<b>Engineer:</b>	
Size	Project Name	Rev	
Custom	U6V	2.0	
Date: Monday, June 02, 2008		Sheet	76 of 101

	5	4	3	2	1
D					
C					
B					
A					



**Title : Cantiga-POWER(5)**

ASUSTeK COMPUTER INC. NB1

**Engineer: <OrgAddr1>**

Size	Project Name	Rev
A	<b>U6V</b>	1.0

Date: Monday, June 02, 2008 Sheet 77 of 101

	5	4	3	2	1
D					
C					
B					
A					

5

4

3

2

1

D

D

C

C

B

B

A

A



**Title :** Cantiga-POWER(5)

ASUSTeK COMPUTER INC. NB1

**Engineer:** <OrgAddr1>

Size	Project Name	Rev
A	U6V	1.0

Date: Monday, June 02, 2008

Sheet 78 of 101

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B

B

A

A



Title :

ASUSTeK COMPUTER INC. NB1

Engineer: <OrgAddr1>

Size	Project Name	Rev
A	U6V	1.0

Date: Monday, June 02, 2008

Sheet 79 of 101


5

4

3

2

1



Close to Phase 1 Low\_side MOSFET

$PWR\_MON = 17.5 * VCCSENSE * (Vdroop - Vo)$

Close to Pin 18

Close to Phase 1 Inductor

C8021 & C8018 for transient response

for current balance

for current balance

Close to Pin 18

Close to Phase 1 Inductor

C8021 & C8018 for transient response

for current balance

for current balance

Close to Pin 18

Close to Phase 1 Inductor

C8021 & C8018 for transient response

for current balance

for current balance

Close to Pin 18





Close to Phase 1 Inductor


C8021 & C8018 for transient response


for current balance

for current balance









5

4

3

2

1

D

D

C

C

B

B

A

A

<Variant Name>

		<b>Title :</b> POWER_IO_+1.25VS&+2.5VS
ASUSTeK COMPUTER INC. NB		<b>Engineer:</b> <i>Louis Lin</i>
Size Custom	Project Name <b>N20A</b>	Rev 1.2
Date: Monday, June 02, 2008		Sheet 84 of 101

5

4

3

2

1

5

4

3

2

1

D

D

C

C


B

B

A

A

<Variant Name>



**ASUS** ASUSTeK COMPUTER INC. NB **Engineer: Louis Lin** **Title : POWER\_VGA\_CORE & 1.IVSP**

Size	Project Name	Rev
Custom	N20A	1.2

Date: Monday, June 02, 2008 Sheet 85 of 101

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B

B

A

A

<Variant Name>



Title : N/A

ASUSTeK COMPUTER INC. NB Engineer:

Size	Project Name	Rev
B		1.2

Date: Monday, June 02, 2008 Sheet 86 of 101

5

4

3

2

1

5

4

3

2

1

D

D

C

C


B

B


A

A


<Variant Name>

		<b>Title :POWER_SHUTDOWN#</b>	
ASUSTeK COMPUTER INC. NB		Engineer: <i>Louis_Lin</i>	
Size	Project Name	Rev	
Custom	N20A	1.2	
Date: Monday, June 02, 2008		Sheet	87 of 101

POWER PATH & BAT\_LEARN



AC\_IN Threshold 2.048Vmax A/D\_DOCK\_IN  
 > 17.44V active  
 Adaptor In(max) = [0.075V/Rsense(ADin)]\*[VCLS/VREF]  
 Rsense(ADin)=0.020ohm  
 VCLS=3.685V  
 => In(max)=3.27A  
 => Constant Power = 19 \* 3.27 = 62.13W  
 => R8805=20K, R8819=137K-->65W  
 => R8805=20K, R8819=30K-->90W  
 Charge Current Ichg = [0.075V/Rsense(CHG)]\*[VICTL/3.6V]  
 Rsense(CHG)=0.025 ohm  
 VICTL=3V => Ichg = 2.5A  
 VICTL= 1.68V => Ichg = 1.4A  
 Vbatt = Cell \* [Vref + (VCTL-1.8V) / 9.52]  
 VCTL= 1.586V  
 => Vbatt = 4.201V  
 Mode pin : Vmode > 2.8V (tie to LDO pin) ----> 4 Cells  
 2.0 > Vmode > 1.6V (floating) ----> 3 Cells  
 0.8 > Vmode (tie to GND) ----> Learning mode  
 VICTL < 0.8V or DCIN < 7V --> Charger Disable  
 Precharge current=150mA



BATSEL_CAP2#	V_BATT
0	4.3V
1	4.2V

for SDI 2800 cell  
for other 2400 & 2600 cell

<Variant Name>

**ASUS** Title : POWER\_CHARGER

ASUSTek COMPUTER INC. NB Engineer: Louis Lin

Size Project Name Custom N20A Rev 1.2

Date: Monday, June 02, 2008 Sheet 88 of 101



5

4

3

2

1

D

D

C

C

B

B

A

A


<Variant Name>




Engineer:

Size	Project Name	Rev
Custom		1.2


### BATTERY IN DETECT




### ADAPTER IN DETECT




### +2.5VREF





### THERMAL PROTECT




SUSB#\_PWR POWER



SUSC#\_PWR POWER




# POWER GOOD DETECTOR




<Variant Name>

<b>ASUS</b>		<b>Title :POWER_PROTECT</b>	
ASUSTeK COMPUTER INC. NB		Engineer: <i>Louis Lin</i>	
Size Custom	Project Name <b>N20A</b>	Rev 1.2	
Date: Monday, June 02, 2008	Sheet	92	of 101



**FOR POWER TEST**



5

4

3

2

1

D

D

C

C

B

B

A

A

<Variant Name>




Title :POWER\_TFT-LED DRIVE

ASUSTeK COMPUTER INC. NB


Engineer: *Louis\_Lin*

Size	Project Name	Rev
Custom	N20A	1.2




VR\_VID0-VR\_VID6, H\_DPRSTP#,  
MCH\_OK, PM\_DPRSLPVR, PM\_PSI#,  
VCCSENSE, VSSSENSE, STP\_CPU#,  
PWR\_MON


## SUB CONN





FOR MDC (TOP)








FOR 3G (TOP)




## SUB USB CONN






## SCREW HOLE




## FIXED HOLES











# PC BEEP



# Audio Power

FOR ADJUST MODE:  
 $V_o = 1.25 * (1 + R3706 / R3705)$   
 $= 1.25 * (1 + 100K / 34.8K) = 4.84$





Input impedance: 64K ohm (Typical)


## Colay ALC663 & 888S

**ALC663**  
 Mount SR325, SR326 for Headphone  
 SR311 for jack sense  
 SC325 & SC326 for CHARGE PUMP  
 SR330 for Internal MIC


**ALC888S**  
 Mount SR327, SR328 for Headphone  
 SR308 for jack sense  
 SR329 for Internal MIC



**MUTE CONTROL**



**HP & SPDIF CONN**




**FOR ALC663 CAP-LESS**  
 AC\_HP\_R\_1 SR429 1 2 680HM AC\_HP\_R\_3  
 AC\_HP\_L\_1 SR430 1 2 680HM AC\_HP\_L\_3


**Colay ALC663 & 888S**  
 ALC663  
 Mount SR429, SR430 for CAP less

ALC888S  
 Mount SCEX401, SR420, SRX418  
 SCEX402, SR421, SRX419


Removed the SPDIF power control signal. When HP jack sense enable, the driver must turn off the SPDIF.




2'nd source:  
 TI/TPA6205A1DGNRG4, P/N: 06G045099110




**AMP POWER**



For 3G




# EXTERNAL MICROPHONE




Reserved the external MIC bias(T filter).



# INTERNAL MICROPHONE



# MODEM



FOR MDC (TOP) H3501 & H3502



### Colay FOR EMI

