


P80VC1



P80VC1



Z37V/A Schematic Index

Page	System page Ref.
01	Block Diagram
02	Schematic Information
03-05	CPU-Penryn
07-09	DDR II SO-DIMM
10-15	Cantiga
20-24	ICH9M
25	SPI ROM
29	CLK-ICS9LPR363CGLF-T
30-31	EC_IT8752
32	POWER-ON SEQUENCE
33	Realtek RTL8111C
34	RJ45 + RJ11
35	MDC
36	ALC663 Codec
37	AUDIO_G1431 & HP
38	MICROPHONE & Array MIC
39	FM2010 DSP
40	CARDBUS R5C833(PCI I/F)
41	CARDBUS R5C833(1394 & SD)
42	IEEE1394A & 4 IN1 CON
43	NewCard PWR SW & CON
44	Debug
45	LVDS & INVERTER CONNECTOR
46	CRT
48	HDMI
50	THER SENSOR & FAN
51	HDD & CDROM
52	USB Port x 4
53	MINICARD(Ebron/Robson/3G/TV)
54	PORT Docking
55	Super I/O & FID
56	LED/TP/SW
57	DISCHARGE
58	UMB
60	DC power jack, Batter conn.
61	Blue Tooth
62	TPM
63	Finger Print
65	MDC NUT & Hinksink NUT
66	E-SATA
68	XDP
70-77	VGA (nVidia NB9P-GE)
80	POWER_VCORE
81	POWER_SYSTEM
82	POWER_I/O_1.5V & 1.05VM
83	POWER_I/O_DDR & VTT
84	NONE
85	POWER_VGA_VCORE & 1.1VO
88	POWER_CHARGER
90	POWER_DETECT
91	POWER_LOAD SWITCH
92	POWER_PROTECT
93	POWER_SIGNAL
94	POWER_FLOWCHART




INT PU*: PU or PD in special time

ICH9-M GPIO	Use As	Signal Name	Power
GPIO 00	Native	PMSYNC#	+3VS
GPIO 01	GPI	-	+3VS
GPIO [2:5]	GPI	EXT_PU to +3VS PCI_INT[E:H]#	+5VS
GPIO 06	GPI	WLBT_SW# EXT_PU	+3VS
GPIO 07	GPI	-	+3VS
GPIO 08	GPI	EXT_SMI# EXT_PU	+3VSUS
GPIO 09	Native	WOL_EN EXT_PD	+3VSUS
GPIO 10	GPI	RTLAN_DSM# EXT_PU	+3VSUS
GPIO 11	Native	SMBALERT# EXT_PU	+3VSUS
GPIO 12	GPI	EXT_SCI# EXT_PU	+3VSUS
GPIO 13	GPI	-	+3VSUS
GPIO 14	Native	AC_PRESENT EXT_PU	+3VSUS
GPIO 15	Native	STP_PCI#	+3VSUS
GPIO 16	Native	PM_DPRSLPVR INT_PD*	+3VS
GPIO 17	GPI	-	+3VS
GPIO 18	GPO	GPU_PWR_SB EXT_PU NS	+3VS
GPIO 19	GPO	BT_LED EXT_PU NS	+3VS
GPIO 20	GPO	GPU_RST_SB#EXT_PU NS	+3VS
GPIO 21	GPO	WLAN_LED EXT_PU NS	+3VS
GPIO 22	GPI	ODC# EXT_PU	+3VS
GPIO 23	Native	LPC_LDRQ1# INT_PU*	+3VS
GPIO 24	GPO	-	+3VSUS
GPIO 25	Native	STP_CPU#	+3VSUS
GPIO 26	Native	PM_S4_STATE#	+3VSUS
GPIO 27	GPO	-	+3VSUS
GPIO 28	GPO	-	+3VSUS
GPIO 29	Native	USB_OC5# EXT_PU	+3VSUS
GPIO 30	Native	USB_OC6#	+3VSUS
GPIO 31	Native	USB_OC7# EXT_PU	+3VSUS
GPIO 32	GPO	PM_CLKRUN# EXT_PU	+3VS
GPIO 33	GPO	- INT_PU*	+3VS
GPIO 34	GPO	-	+3VS
GPIO 35	GPO	-	+3VS
GPIO 36	GPO	WLAN_ON EXT_PU NS	+3VS
GPIO 37	GPO	BT_ON EXT_PU NS	+3VS
GPIO 38	GPI	-	+3VS
GPIO 39	GPO	CLK_PWRSAVE# EXT_PU	+3VS
GPIO 40	Native	USB_CON_OC01#	+3VSUS
GPIO 41	Native	USB_CON_OC2#	+3VSUS
GPIO 42	Native	USB_OC3# EXT_PU	+3VSUS
GPIO 43	Native	USB_OC4# EXT_PU	+3VSUS
GPIO 44	Native	USB_OC8# EXT_PU	+3VSUS
GPIO 45	Native	USB_OC9# EXT_PU	+3VSUS
GPIO 46	Native	USB_OC10# EXT_PU	+3VSUS
GPIO 47	Native	USB_OC11# EXT_PU	+3VSUS
GPIO 48	GPI	-	+3VS
GPIO 49	GPO	- INT_PU* EXT_PU to +3VS	+3VS
GPIO 50	Native	PCI_REQ#1	+5VS
GPIO 51	Native	PCI_GNT#1 INT_PU* EXT_PU to +3VS	+3VS
GPIO 52	Native	PCI_REQ#2	+5VS
GPIO 53	Native	PCI_GNT#2 INT_PU* EXT_PU to +3VS	+3VS
GPIO 54	Native	PCI_REQ#3	+5VS
GPIO 55	Native	PCI_GNT#3 INT_PU*	+3VS
GPIO 56	GPI	-	+3VSUS
GPIO 57	GPI	- EXT_PU	+3VSUS
GPIO 58	GPI	SPI_CS#1 INT_PU*	+3VSUS
GPIO 59	Native	USB_CON_OC01#	+3VSUS
GPIO 60	Native	PM_LINKALERT#EXT_PU	+3VSUS


[illegible][illegible]





LCDCK_SEL	SEL_27M#	PIN14, 15	PIN17	PIN18
PIN 5 (IPU)	PIN 9 (IPU)	SRC-9	27FIX	27SS
0	0	SRC-9	27FIX	27SS
0	1	DOT96	DOT96SS	DOT96SS
1	0	DOT96	27FIX	27SS
1	1	DOT96	SRC-0	SRC-0



PEREQ1# for SATA, SRC-0, SRC-6 (LAN/PCIE6)
 PEREQ2# for SRC-1, SRC-8 (NC)
 PEREQ3# for SRC-2, SRC-4 (WLAN/PCIE4)
 PEREQ4# for SRC-3, SRC-5, SRC-7 (NEWCARD/PCIE5)






BOM:
GM45:02G010020030
PM45:02G010022520
GL40:02G010023900
or 02G010017532

H_A#3	A14	H_A#3			
H_A#4	C15	H_A#4			
H_A#5	F16	H_A#5			
H_A#6	H13	H_A#6			
H_A#7	C18	H_A#7			
H_A#8	M16	H_A#8			
H_A#9	J13	H_A#9			
H_A#10	P16	H_A#10			
H_A#11	R16	H_A#11			
H_A#12	N17	H_A#12			
H_A#13	M13	H_A#13			
H_A#14	E17	H_A#14			
H_A#15	P17	H_A#15			
H_A#16	F17	H_A#16			
H_A#17	G20	H_A#17			
H_A#18	B19	H_A#18			
H_A#19	J16	H_A#19			
H_A#20	E20	H_A#20			
H_A#21	H18	H_A#21			
H_A#22	J20	H_A#22			
H_A#23	L17	H_A#23			
H_A#24	A17	H_A#24			
H_A#25	B17	H_A#25			
H_A#26	L16	H_A#26			
H_A#27	C21	H_A#27			
H_A#28	J17	H_A#28			
H_A#29	H20	H_A#29			
H_A#30	B18	H_A#30			
H_A#31	K17	H_A#31			
H_A#32	B20	H_A#32			
H_A#33	F21	H_A#33			
H_A#34	K21	H_A#34			
H_A#35	L20	H_A#35			
H_ADS#	H12			H_ADS#	P5#
H_ADSTB#0	B16			H_ADSTB#0	P5#
H_ADSTB#1	G17			H_ADSTB#1	P5#
H_BNR#	A9			H_BNR#	P5#
H_BRP#	E11			H_BRP#	P5#
H_BREQ#	G12			H_BREQ#	P5#
H_DEFER#	E9			H_DEFER#	P5#
H_DBSY#	B10			H_DBSY#	P5#
HPLL_CLK	AH7				
HPLL_CLK#	A16				
H_DPVR#	J11			H_DPVR#	P5#
H_DRDY#	F9			H_DRDY#	P5#
H_HIT#	H9			H_HIT#	P5#
H_HITM#	E12			H_HITM#	P5#
H_LOCK#	H11			H_LOCK#	P5#
H_TRDY#	C9			H_TRDY#	P5#
H_DINV#0	J8			H_DINV#0	P5#
H_DINV#1	L3			H_DINV#1	P5#
H_DINV#2	Y13			H_DINV#2	P5#
H_DINV#3	Y1			H_DINV#3	P5#
H_DSTBN#0	L10			H_DSTBN#0	P5#
H_DSTBN#1	M7			H_DSTBN#1	P5#
H_DSTBN#2	AA5			H_DSTBN#2	P5#
H_DSTBN#3	AE6			H_DSTBN#3	P5#
H_DSTBP#0	I9			H_DSTBP#0	P5#
H_DSTBP#1	M8			H_DSTBP#1	P5#
H_DSTBP#2	AAE			H_DSTBP#2	P5#
H_DSTBP#3	AE5			H_DSTBP#3	P5#
H_REQ#0	B15	H_REQ#0			
H_REQ#1	K13	H_REQ#1			
H_REQ#2	F13	H_REQ#2			
H_REQ#3	B13	H_REQ#3			
H_REQ#4	B14	H_REQ#4			
H_RS#0	B6			H_RS#0	P5#
H_RS#1	F8			H_RS#1	P5#
H_RS#2	C12			H_RS#2	P5#

CLK_MCH_BCLK P4㉔
CLK_MCH_BCLK# P4㉔



P25# M_A_DQ[63:0] <<

M A DQ0 AJ38	SA_DQ_0
M A DQ1 AJ41	SA_DQ_1
M A DQ2 AN38	SA_DQ_2
M A DQ3 AM38	SA_DQ_3
M A DQ4 AJ36	SA_DQ_4
M A DQ5 AJ40	SA_DQ_5
M A DQ6 AM44	SA_DQ_6
M A DQ7 AN42	SA_DQ_7
M A DQ8 AN43	SA_DQ_8
M A DQ9 AN44	SA_DQ_9
M A DQ10 AU40	SA_DQ_10
M A DQ11 AT38	SA_DQ_11
M A DQ12 AN41	SA_DQ_12
M A DQ13 AN39	SA_DQ_13
M A DQ14 AU44	SA_DQ_14
M A DQ15 AU42	SA_DQ_15
M A DQ16 AV39	SA_DQ_16
M A DQ17 AY44	SA_DQ_17
M A DQ18 BA40	SA_DQ_18
M A DQ19 BD43	SA_DQ_19
M A DQ20 AV41	SA_DQ_20
M A DQ21 AY43	SA_DQ_21
M A DQ22 BB41	SA_DQ_22
M A DQ23 BC40	SA_DQ_23
M A DQ24 AY37	SA_DQ_24
M A DQ25 BD38	SA_DQ_25
M A DQ26 AV37	SA_DQ_26
M A DQ27 AT36	SA_DQ_27
M A DQ28 AY38	SA_DQ_28
M A DQ29 BB38	SA_DQ_29
M A DQ30 AV36	SA_DQ_30
M A DQ31 AW36	SA_DQ_31
M A DQ32 BD13	SA_DQ_32
M A DQ33 AU11	SA_DQ_33
M A DQ34 BC11	SA_DQ_34
M A DQ35 BA12	SA_DQ_35
M A DQ36 AU13	SA_DQ_36
M A DQ37 AV13	SA_DQ_37
M A DQ38 BD12	SA_DQ_38
M A DQ39 BC12	SA_DQ_39
M A DQ40 BB9	SA_DQ_40
M A DQ41 BA9	SA_DQ_41
M A DQ42 AU10	SA_DQ_42
M A DQ43 AV9	SA_DQ_43
M A DQ44 BA11	SA_DQ_44
M A DQ45 BD9	SA_DQ_45
M A DQ46 AY8	SA_DQ_46
M A DQ47 BA6	SA_DQ_47
M A DQ48 AV5	SA_DQ_48
M A DQ49 AV7	SA_DQ_49
M A DQ50 AT9	SA_DQ_50
M A DQ51 AN8	SA_DQ_51
M A DQ52 AU5	SA_DQ_52
M A DQ53 AU6	SA_DQ_53
M A DQ54 AT5	SA_DQ_54
M A DQ55 AN10	SA_DQ_55
M A DQ56 AM11	SA_DQ_56
M A DQ57 AM5	SA_DQ_57
M A DQ58 AJ9	SA_DQ_58
M A DQ59 AJ8	SA_DQ_59
M A DQ60 AN12	SA_DQ_60
M A DQ61 AM13	SA_DQ_61
M A DQ62 AJ11	SA_DQ_62
M A DQ63 AJ12	SA_DQ_63

CANTIGA_CHIPSET

DDR SYSTEM MEMORY A

SA_BS_0
SA_BS_1
SA_BS_2

SA_RAS#
SA_CAS#
SA_WE#

BD21 >>> M_A_BS0 P25,26#
BG18 >>> M_A_BS1 P25,26#
AT26 >>> M_A_BS2 P25,26#

BB20 >>> M_A_RAS# P25,26#
BD20 >>> M_A_CAS# P25,26#
AY20 >>> M_A_WE# P25,26#

SA_DM_0
SA_DM_1
SA_DM_2
SA_DM_3
SA_DM_4
SA_DM_5
SA_DM_6
SA_DM_7

AM37 M_A_DM0 <<< >>>M_A_DM[7:0] P25#
AT41 M_A_DM1
AY41 M_A_DM2
AU39 M_A_DM3
BB12 M_A_DM4
AY6 M_A_DM5
AT7 M_A_DM6
AJ5 M_A_DM7

SA_DQS_0
SA_DQS_1
SA_DQS_2
SA_DQS_3
SA_DQS_4
SA_DQS_5
SA_DQS_6
SA_DQS_7
SA_DQS#_0
SA_DQS#_1
SA_DQS#_2
SA_DQS#_3
SA_DQS#_4
SA_DQS#_5
SA_DQS#_6
SA_DQS#_7

AJ44 M_A_DQS0 <<< >>>M_A_DQS[7:0] P25#
AT44 M_A_DQS1
BA43 M_A_DQS2
BC37 M_A_DQS3
AW12 M_A_DQS4
BC8 M_A_DQS5
AU8 M_A_DQS6
AM7 M_A_DQS7
AJ43 M_A_DQS#0 <<< >>>M_A_DQS#[7:0] P25#
AT43 M_A_DQS#1
BA44 M_A_DQS#2
BD37 M_A_DQS#3
AY12 M_A_DQS#4
BD8 M_A_DQS#5
AU9 M_A_DQS#6
AM8 M_A_DQS#7

SA_MA_0
SA_MA_1
SA_MA_2
SA_MA_3
SA_MA_4
SA_MA_5
SA_MA_6
SA_MA_7
SA_MA_8
SA_MA_9
SA_MA_10
SA_MA_11
SA_MA_12
SA_MA_13
SA_MA_14

BA21 M_A_A0 <<< >>>M_A_A[14:0] P25,26#
BC24 M_A_A1
BG24 M_A_A2
BH24 M_A_A3
BG25 M_A_A4
BA24 M_A_A5
BD24 M_A_A6
BG27 M_A_A7
BF25 M_A_A8
AW24 M_A_A9
BC21 M_A_A10
BG26 M_A_A11
BH26 M_A_A12
BH17 M_A_A13
AY25 M_A_A14

P25# M_B_DQ[63:0] <<

M B DQ0 AK47	SB_DQ_0
M B DQ1 AH46	SB_DQ_1
M B DQ2 AP47	SB_DQ_2
M B DQ3 AP46	SB_DQ_3
M B DQ4 AJ46	SB_DQ_4
M B DQ5 AJ48	SB_DQ_5
M B DQ6 AM48	SB_DQ_6
M B DQ7 AP48	SB_DQ_7
M B DQ8 AU47	SB_DQ_8
M B DQ9 AU46	SB_DQ_9
M B DQ10 BA48	SB_DQ_10
M B DQ11 AY48	SB_DQ_11
M B DQ12 AT47	SB_DQ_12
M B DQ13 AR47	SB_DQ_13
M B DQ14 BA47	SB_DQ_14
M B DQ15 BC47	SB_DQ_15
M B DQ16 BC46	SB_DQ_16
M B DQ17 BC44	SB_DQ_17
M B DQ18 BG43	SB_DQ_18
M B DQ19 BF43	SB_DQ_19
M B DQ20 BE45	SB_DQ_20
M B DQ21 BC41	SB_DQ_21
M B DQ22 BF40	SB_DQ_22
M B DQ23 BF41	SB_DQ_23
M B DQ24 BG38	SB_DQ_24
M B DQ25 BF38	SB_DQ_25
M B DQ26 BH36	SB_DQ_26
M B DQ27 BG35	SB_DQ_27
M B DQ28 BH40	SB_DQ_28
M B DQ29 BG39	SB_DQ_29
M B DQ30 BG34	SB_DQ_30
M B DQ31 BH34	SB_DQ_31
M B DQ32 BH14	SB_DQ_32
M B DQ33 BG12	SB_DQ_33
M B DQ34 BH11	SB_DQ_34
M B DQ35 BG8	SB_DQ_35
M B DQ36 BH12	SB_DQ_36
M B DQ37 BF11	SB_DQ_37
M B DQ38 BF8	SB_DQ_38
M B DQ39 BG7	SB_DQ_39
M B DQ40 BC5	SB_DQ_40
M B DQ41 BC6	SB_DQ_41
M B DQ42 AY3	SB_DQ_42
M B DQ43 AY1	SB_DQ_43
M B DQ44 BF6	SB_DQ_44
M B DQ45 BF5	SB_DQ_45
M B DQ46 BA1	SB_DQ_46
M B DQ47 BD3	SB_DQ_47
M B DQ48 AV2	SB_DQ_48
M B DQ49 AU3	SB_DQ_49
M B DQ50 AR3	SB_DQ_50
M B DQ51 AN2	SB_DQ_51
M B DQ52 AY2	SB_DQ_52
M B DQ53 AV1	SB_DQ_53
M B DQ54 AP3	SB_DQ_54
M B DQ55 AR1	SB_DQ_55
M B DQ56 AL1	SB_DQ_56
M B DQ57 AL2	SB_DQ_57
M B DQ58 AJ1	SB_DQ_58
M B DQ59 AH1	SB_DQ_59
M B DQ60 AM2	SB_DQ_60
M B DQ61 AM3	SB_DQ_61
M B DQ62 AH3	SB_DQ_62
M B DQ63 AJ3	SB_DQ_63

CANTIGA_CHIPSET

DDR SYSTEM MEMORY B

SB_BS_0
SB_BS_1
SB_BS_2

SB_RAS#
SB_CAS#
SB_WE#

BC16 >>> M_B_BS0 P25,26#
BB17 >>> M_B_BS1 P25,26#
BB33 >>> M_B_BS2 P25,26#

AU17 >>> M_B_RAS# P25,26#
BG16 >>> M_B_CAS# P25,26#
BE14 >>> M_B_WE# P25,26#

SB_DM_0
SB_DM_1
SB_DM_2
SB_DM_3
SB_DM_4
SB_DM_5
SB_DM_6
SB_DM_7

AM47 M_B_DM0 <<< >>>M_B_DM[7:0] P25#
AY47 M_B_DM1
BD40 M_B_DM2
BF35 M_B_DM3
BG11 M_B_DM4
BA3 M_B_DM5
AP1 M_B_DM6
AK2 M_B_DM7

SB_DQS_0
SB_DQS_1
SB_DQS_2
SB_DQS_3
SB_DQS_4
SB_DQS_5
SB_DQS_6
SB_DQS_7
SB_DQS#_0
SB_DQS#_1
SB_DQS#_2
SB_DQS#_3
SB_DQS#_4
SB_DQS#_5
SB_DQS#_6
SB_DQS#_7


AL47 M_B_DQS0 <<< >>>M_B_DQS[7:0] P25#
AV48 M_B_DQS1
BG41 M_B_DQS2
BG37 M_B_DQS3
BH9 M_B_DQS4
BB2 M_B_DQS5
AU1 M_B_DQS6
AN6 M_B_DQS7
AL46 M_B_DQS#0 <<< >>>M_B_DQS#[7:0] P25#
AV47 M_B_DQS#1
BH41 M_B_DQS#2
BH37 M_B_DQS#3
BG9 M_B_DQS#4
BC2 M_B_DQS#5
AT2 M_B_DQS#6
AN5 M_B_DQS#7


SB_MA_0
SB_MA_1
SB_MA_2
SB_MA_3
SB_MA_4
SB_MA_5
SB_MA_6
SB_MA_7
SB_MA_8
SB_MA_9
SB_MA_10
SB_MA_11
SB_MA_12
SB_MA_13
SB_MA_14

AV17 M_B_A0 <<< >>>M_B_A[14:0] P25,26#
BA25 M_B_A1
BC25 M_B_A2
AU25 M_B_A3
AW25 M_B_A4
BB28 M_B_A5
AU28 M_B_A6
AW28 M_B_A7
AT33 M_B_A8
BD33 M_B_A9
BB16 M_B_A10
AW33 M_B_A11
AY33 M_B_A12
BH15 M_B_A13
AU33 M_B_A14

P80VC1

ASUS		Title : Cantiga - DDR2(3)	
ASUSTeK COMPUTER INC. NB1		Engineer: SZ_NB2	
Size A3	Project Name P80VC / A / Q	Rev R1.1	
Date: Tuesday, December 16, 2008		Sheet 9	of 52





NB1I		
AU48	VSS_1	VSS_100
AR48	VSS_2	AM36
AL48	VSS_3	AE36
BB47	VSS_4	PAU21
AW47	VSS_5	AP21
AN47	VSS_6	VSS_203
AJ47	VSS_7	VSS_204
AF47	VSS_8	VSS_205
AD47	VSS_9	VSS_206
AB47	VSS_10	VSS_207
Y47	VSS_11	VSS_208
T47	VSS_12	VSS_209
N47	VSS_13	VSS_210
L47	VSS_14	VSS_211
G47	VSS_15	VSS_212
BD46	VSS_16	VSS_213
BA46	VSS_17	VSS_214
AY46	VSS_18	VSS_215
AV46	VSS_19	VSS_216
AR46	VSS_20	VSS_217
AM46	VSS_21	VSS_218
Y46	VSS_22	VSS_219
R46	VSS_23	VSS_220
P46	VSS_24	VSS_221
H46	VSS_25	VSS_222
F46	VSS_26	VSS_223
BF44	VSS_27	VSS_224
AH44	VSS_28	VSS_225
AD44	VSS_29	VSS_226
AA44	VSS_30	VSS_227
Y44	VSS_31	VSS_228
U44	VSS_32	VSS_229
T44	VSS_33	VSS_230
M44	VSS_34	VSS_231
F44	VSS_35	VSS_232
BC43	VSS_36	VSS_233
AV43	VSS_37	VSS_235
AU43	VSS_38	VSS_237
AM43	VSS_39	VSS_238
J43	VSS_40	VSS_239
C43	VSS_41	VSS_240
BG42	VSS_42	VSS_241
AY42	VSS_43	VSS_242
AT42	VSS_44	VSS_243
AN42	VSS_45	VSS_244
AJ42	VSS_46	VSS_245
AE42	VSS_47	VSS_246
N42	VSS_48	VSS_247
L42	VSS_49	VSS_248
RD41	VSS_50	VSS_249
AU41	VSS_51	VSS_250
AM41	VSS_52	VSS_251
AH41	VSS_53	VSS_252
AD41	VSS_54	VSS_255
AA41	VSS_55	VSS_256
Y41	VSS_56	VSS_257
U41	VSS_57	VSS_258
T41	VSS_58	VSS_259
M41	VSS_59	VSS_260
G41	VSS_60	VSS_261
B41	VSS_61	VSS_262
BG40	VSS_62	VSS_263
BB40	VSS_63	VSS_264
AY40	VSS_64	VSS_265
AN40	VSS_65	VSS_266
H40	VSS_66	VSS_267
E40	VSS_67	VSS_268
AT39	VSS_68	VSS_269
AM39	VSS_69	VSS_270
AJ39	VSS_70	VSS_271
AE39	VSS_71	VSS_272
N39	VSS_72	VSS_273
L39	VSS_73	VSS_275
B39	VSS_74	VSS_276
BH38	VSS_75	VSS_277
BC38	VSS_76	VSS_278
BA38	VSS_77	VSS_279
AU38	VSS_78	VSS_280
AH38	VSS_79	VSS_281
AD38	VSS_80	VSS_282
AA38	VSS_81	VSS_283
Y38	VSS_82	VSS_284
U38	VSS_83	VSS_285
T38	VSS_84	VSS_286
J38	VSS_85	VSS_287
F38	VSS_86	VSS_288
C38	VSS_87	VSS_289
BF37	VSS_88	VSS_290
BB37	VSS_89	VSS_291
AW37	VSS_90	VSS_292
AT37	VSS_91	VSS_293
AN37	VSS_92	VSS_294
AJ37	VSS_93	VSS_295
H37	VSS_94	VSS_296
C37	VSS_95	VSS_297
BG36	VSS_96	VSS_298
BD36	VSS_97	VSS_299
AK15	VSS_98	VSS_300
AU36	VSS_99	VSS_301

NB1J		
BG21	VSS_199	AH8
L12	VSS_200	VSS_298
AW21	VSS_201	VSS_299
P36	VSS_202	VSS_300
AN21	VSS_203	VSS_301
AH21	VSS_204	VSS_302
AF21	VSS_205	VSS_303
AB21	VSS_206	VSS_304
R21	VSS_207	VSS_305
Y36	VSS_208	VSS_306
M21	VSS_209	VSS_307
J21	VSS_210	VSS_308
G21	VSS_211	VSS_309
BC20	VSS_212	VSS_310
BA20	VSS_213	VSS_311
AW20	VSS_214	VSS_312
AT20	VSS_215	VSS_313
AJ20	VSS_216	VSS_314
AG20	VSS_217	VSS_315
Y20	VSS_218	VSS_316
N20	VSS_219	VSS_317
K20	VSS_220	VSS_318
F20	VSS_221	VSS_319
C20	VSS_222	VSS_320
A20	VSS_223	VSS_321
BG19	VSS_224	VSS_322
AL13	VSS_225	VSS_323
BG17	VSS_226	VSS_324
AB17	VSS_227	VSS_325
AW17	VSS_228	VSS_327
AT17	VSS_229	VSS_328
R17	VSS_230	VSS_329
M17	VSS_231	VSS_330
H17	VSS_232	VSS_331
C17	VSS_233	VSS_332
BA16	VSS_235	VSS_333
AU16	VSS_237	VSS_334
AN16	VSS_238	VSS_335
K16	VSS_239	VSS_336
G16	VSS_240	VSS_337
E16	VSS_241	VSS_338
BG15	VSS_242	VSS_339
AC15	VSS_243	VSS_340
W15	VSS_244	VSS_341
A15	VSS_245	VSS_342
BG14	VSS_246	VSS_343
AA14	VSS_247	VSS_344
C14	VSS_248	VSS_345
BG13	VSS_249	VSS_346
BC13	VSS_250	VSS_347
BA13	VSS_251	VSS_348
AN13	VSS_255	VSS_349
AJ13	VSS_256	VSS_350
F28	VSS_257	VSS_351
L13	VSS_258	VSS_352
G13	VSS_259	VSS_353
E13	VSS_260	VSS_354
BF12	VSS_261	VSS_NCTF_1
AV12	VSS_262	VSS_NCTF_2
AT12	VSS_263	VSS_NCTF_3
AM12	VSS_264	VSS_NCTF_4
AA12	VSS_265	VSS_NCTF_5
J12	VSS_266	VSS_NCTF_6
A12	VSS_267	VSS_NCTF_7
BD11	VSS_268	VSS_NCTF_8
BB11	VSS_269	VSS_NCTF_9
AY11	VSS_270	VSS_NCTF_10
AN11	VSS_271	VSS_NCTF_11
AH11	VSS_272	VSS_NCTF_12
Y11	VSS_273	VSS_NCTF_13
L25	VSS_275	VSS_NCTF_14
N11	VSS_276	VSS_NCTF_15
G11	VSS_277	VSS_NCTF_16
E11	VSS_278	VSS_SCB_1
BF24	VSS_279	VSS_SCB_2
AD10	VSS_280	VSS_SCB_3
AT10	VSS_281	VSS_SCB_4
AJ10	VSS_282	VSS_SCB_5
AE10	VSS_283	VSS_SCB_6
AA10	VSS_284	NC_26
M10	VSS_285	NC_27
BF9	VSS_286	NC_28
BC9	VSS_287	NC_29
AN9	VSS_288	NC_30
AM9	VSS_289	NC_31
AD9	VSS_290	NC_32
G9	VSS_291	NC_33
B9	VSS_292	NC_34
BH8	VSS_293	NC_35
BB8	VSS_294	NC_36
AV8	VSS_295	NC_37
AT8	VSS_296	NC_38
		NC_39
		NC_40
		NC_41
		NC_42

VSS

VSS NCTF

VSS SCB

NC

Change NC-26/42 to
NC from GND

P80VC1



Title : Cantiga - GND(7)

ASUSTeK COMPUTER INC. NB1

Engineer: SZ_NB2

Size

A3

Project Name



P80VC / A/ Q

Rev

R1.1

Date: Tuesday, December 16, 2008

Sheet 13 of 52



UNUSED PCI temination

AD [31:0]	Can be left unconnected
C/BE [3:0]#	Can be left unconnected
DEVSEL#	8.2-k weak pull-up resistor to Vcc3_3
FRAME#	8.2-k weak pull-up resistor to Vcc3_3
IRDY#	8.2-k weak pull-up resistor to Vcc3_3
TRDY#	8.2-k weak pull-up resistor to Vcc3_3
STOP#	8.2-k weak pull-up resistor to Vcc3_3
PAR	Can be left unconnected
PERR#	8.2-k weak pull-up resistor to Vcc3_3
REQ0# REQ1#/GPIO50 REQ2#/GPIO52 REQ3#/GPIO54	Requires a 8.2-k weak pull-up resistor to Vcc3_3. REQ [3:1] can be configured as GPIO instead.
GNT0# GNT1#/GPIO51 GNT2#/GPIO53 GNT3#/GPIO55	Can be left unconnected. GNT [3:1]# can be configured as GPIO instead. GNT [3:0] is sampled as a functional strapping;
PCICLK	Should remain connected to 33-MHz clock source
PCIRST#	Can be left unconnected
PLOCK#	8.2-k weak pull-up resistor to Vcc3_3
SERR#	8.2-k weak pull-up resistor to Vcc3_3
PIRQ [D:A]# PIRQE#/GPIO2 PIRQF#/GPIO3 PIRQG#/GPIO4 PIRQH#/GPIO5	Requires a 8.2-k weak pull-up resistor to Vcc3_3 PIRQ [H:E]# Can be configured as GPIO instead
SERIRQ	8.2-k pull-up to Vcc3_3
PME#	Can be left unconnected. Internally pull-up
CLKRUN#	8.2-k weak pull-up resistor to Vcc3_3

WLAN


P42# PCIE_RXN2_WLAN
 P42# PCIE_RXP2_WLAN
 P42# PCIE_TXN2_WLAN
 P42# PCIE_TXP2_WLAN

NEWCARD

P29# PCIE_RXN3_NEWCARD
 P29# PCIE_RXP3_NEWCARD
 P29# PCIE_TXN3_NEWCARD
 P29# PCIE_TXP3_NEWCARD


LAN

P31# PCIE_RXN1_LAN
 P31# PCIE_RXP1_LAN
 P31# PCIE_TXN1_LAN
 P31# PCIE_TXP1_LAN




USB0	CON
USB1	CON
USB2	CON
USB3	N/A
USB4	N/A
USB5	FingerPrint
USB6	NewCard
USB7	Camera
USB8	BT
USB9	Cardreader
USB10	MC (WLAN)
USB11	N/A

SB Flash for ME



ICH9 Boot BIOS select

		GNT#0	CS#1	
LPC	11	1	1	(default)
PCI	10	1	0	
SPI	01	0	1	



R1.1

SPI_MOSI

iTPM


Enable

High = Enable


Low = Disable(Default)

P80VC1




ASUS		Title : SB-ICH9M(3)	
ASUSTeK COMPUTER INC. NB1		Engineer: SZ_NB2	
Size	Project Name	Rev	
A3	P80VC / A / Q	R1.1	
Date: Tuesday, December 16, 2008	Sheet	16	of 52




R1.1



R1.1





<< PCIEG_RXP[0..15] P10%
<< PCIEG_RXN[0..15] P10%
<< PCIEB_RXP[0..15] P10%
<< PCIEB_RXN[0..15] P10%

PCIEB_RXN15	GC4	1	2	0.1UF/10V	PCIEG_TXN15
PCIEB_RXP15	GC5	1	2	0.1UF/10V	PCIEG_TXP15
PCIEB_RXN14	GC6	1	2	0.1UF/10V	PCIEG_TXN14
PCIEB_RXP14	GC7	1	2	0.1UF/10V	PCIEG_TXP14
PCIEB_RXN13	GC8	1	2	0.1UF/10V	PCIEG_TXN13
PCIEB_RXP13	GC9	1	2	0.1UF/10V	PCIEG_TXP13
PCIEB_RXN12	GC10	1	2	0.1UF/10V	PCIEG_TXN12
PCIEB_RXP12	GC11	1	2	0.1UF/10V	PCIEG_TXP12
PCIEB_RXN11	GC12	1	2	0.1UF/10V	PCIEG_TXN11
PCIEB_RXP11	GC17	1	2	0.1UF/10V	PCIEG_TXP11
PCIEB_RXN10	GC18	1	2	0.1UF/10V	PCIEG_TXN10
PCIEB_RXP10	GC19	1	2	0.1UF/10V	PCIEG_TXP10
PCIEB_RXN9	GC20	1	2	0.1UF/10V	PCIEG_TXN9
PCIEB_RXP9	GC21	1	2	0.1UF/10V	PCIEG_TXP9
PCIEB_RXN8	GC22	1	2	0.1UF/10V	PCIEG_TXN8
PCIEB_RXP8	GC23	1	2	0.1UF/10V	PCIEG_TXP8
PCIEB_RXN7	GC24	1	2	0.1UF/10V	PCIEG_TXN7
PCIEB_RXP7	GC25	1	2	0.1UF/10V	PCIEG_TXP7
PCIEB_RXN6	GC26	1	2	0.1UF/10V	PCIEG_TXN6
PCIEB_RXP6	GC27	1	2	0.1UF/10V	PCIEG_TXP6
PCIEB_RXN5	GC28	1	2	0.1UF/10V	PCIEG_TXN5
PCIEB_RXP5	GC29	1	2	0.1UF/10V	PCIEG_TXP5
PCIEB_RXN4	GC30	1	2	0.1UF/10V	PCIEG_TXN4
PCIEB_RXP4	GC31	1	2	0.1UF/10V	PCIEG_TXP4
PCIEB_RXN3	GC32	1	2	0.1UF/10V	PCIEG_TXN3
PCIEB_RXP3	GC33	1	2	0.1UF/10V	PCIEG_TXP3
PCIEB_RXN2	GC34	1	2	0.1UF/10V	PCIEG_TXN2
PCIEB_RXP2	GC35	1	2	0.1UF/10V	PCIEG_TXP2
PCIEB_RXN1	GC42	1	2	0.1UF/10V	PCIEG_TXN1
PCIEB_RXP1	GC43	1	2	0.1UF/10V	PCIEG_TXP1
PCIEB_RXN0	GC44	1	2	0.1UF/10V	PCIEG_TXN0
PCIEB_RXP0	GC45	1	2	0.1UF/10V	PCIEG_TXP0

P8,15,29,31,36,37,42% BUF_PLT_RST#

P17% GPU_RST_SB#

P4% CLK_PCIE_GPU

P4% CLK_PCIE_GPU#

GT01

GT02

+3VS +3VSG 200mA

+1.8VS +1.8VSG

+0.9VS +0.9VS_VGA

+1.1VS_GPU +VCCP
1.715A
Use +1.05VS(+VCCP) for +1.1VS rail

BOM:02G190014113

www.bufanxiu.com

+3VSG

GR106

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

10KOhm

PEX_IOVDD_01
PEX_IOVDD_02
PEX_IOVDD_03
PEX_IOVDD_04
PEX_IOVDD_05
PEX_IOVDD_06

PEX_IOVDDQ_01
PEX_IOVDDQ_02
PEX_IOVDDQ_03
PEX_IOVDDQ_04
PEX_IOVDDQ_05
PEX_IOVDDQ_06
PEX_IOVDDQ_07
PEX_IOVDDQ_08
PEX_IOVDDQ_09
PEX_IOVDDQ_10
PEX_IOVDDQ_11
PEX_IOVDDQ_12

VDD_01
VDD_02
VDD_03
VDD_04
VDD_05
VDD_06
VDD_07
VDD_08
VDD_09
VDD_10
VDD_11
VDD_12
VDD_13
VDD_14
VDD_15
VDD_16
VDD_17
VDD_18
VDD_19
VDD_20
VDD_21
VDD_22
VDD_23
VDD_24
VDD_25
VDD_26
VDD_27
VDD_28
VDD_29
VDD_30
VDD_31
VDD_32
VDD_33
VDD_34
VDD_35
VDD_36
VDD_37
VDD_38
VDD_39
VDD_40
VDD_41
VDD_42
VDD_43

VDD_SENSE
GND_SENSE
VDD33_01
VDD33_02
VDD33_03
VDD33_04
VDD33_05
VDD33_06

PEX_TSTCLK_OUT
PEX_TSTCLK_OUT_N
NC_09
PEX_TERM

PCI-E I/O Termination Calibration

+1.1VS_GPU

1.6A

GC13

10UF/10V

X7R 10%

/PM

GC14

1UF/10V

/PM

GC15

1UF/10V

/PM

GC16

1UF/10V

/PM

GND

+VGA_CORE_VS

GC46

10UF/6.3V

/PM

GC47

1UF/10V

/PM

GC48

1UF/10V

/PM

GC49

1UF/10V

/PM

GC50

1UF/10V

/PM

GC51

1UF/10V

/PM

GC41

1UF/10V

/PM

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

GND

ASUS

Title :

ASUSTek COMPUTER INC. NB1

Engineer: SZ_NB2

Size

Project Name

Custom

P80VC / A / Q

Date:

Tuesday, December 16, 2008

Sheet

19

of

52

Rev

R1.1

GU1B
213 FRAME_BUFFER

FBA_D0 D21
FBA_D1 C22
FBA_D2 B22
FBA_D3 A22
FBA_D4 C24
FBA_D5 B25
FBA_D6 A25
FBA_D7 A26
FBA_D8 D22
FBA_D9 E22
FBA_D10 E24
FBA_D11 D24
FBA_D12 D26
FBA_D13 C27
FBA_D14 C27
FBA_D15 B27
FBA_D16 D16
FBA_D17 E16
FBA_D18 D17
FBA_D19 F18
FBA_D20 D20
FBA_D21 F20
FBA_D22 E21
FBA_D23 F21
FBA_D24 C16
FBA_D25 B18
FBA_D26 C18
FBA_D27 D18
FBA_D28 C19
FBA_D29 C21
FBA_D30 B21
FBA_D31 A21
FBA_D32 P22
FBA_D33 P24
FBA_D34 R23
FBA_D35 R24
FBA_D36 T23
FBA_D37 U24
FBA_D38 V23
FBA_D39 V24
FBA_D40 N25
FBA_D41 N26
FBA_D42 R25
FBA_D43 R26
FBA_D44 T25
FBA_D45 V26
FBA_D46 V26
FBA_D47 V27
FBA_D48 W22
FBA_D49 W22
FBA_D50 W23
FBA_D51 W24
FBA_D52 AA22
FBA_D53 AB23
FBA_D54 AB24
FBA_D55 AC24
FBA_D56 W25
FBA_D57 W26
FBA_D58 W27
FBA_D59 AA25
FBA_D60 AB25
FBA_D61 AB26
FBA_D62 AD26
FBA_D63 AD27

FBA_DOM0 D23
FBA_DOM1 C26
FBA_DOM2 D19
FBA_DOM3 B19
FBA_DOM4 T24
FBA_DOM5 T26
FBA_DOM6 AA23
FBA_DOM7 AB27

FBA_DQS_WP0 A24
FBA_DQS_WP1 C25
FBA_DQS_WP2 E19
FBA_DQS_WP3 A19
FBA_DQS_WP4 T22
FBA_DQS_WP5 T27
FBA_DQS_WP6 AA24
FBA_DQS_WP7 AA26

FBA_DQS_RN0 B24
FBA_DQS_RN1 D25
FBA_DQS_RN2 E18
FBA_DQS_RN3 A18
FBA_DQS_RN4 R22
FBA_DQS_RN5 R27
FBA_DQS_RN6 Y24
FBA_DQS_RN7 AA27

FBVDDQ_01 A13
FBVDDQ_02 B13
FBVDDQ_03 C13
FBVDDQ_04 D13
FBVDDQ_05 E13
FBVDDQ_06 F13
FBVDDQ_07 G13
FBVDDQ_08 H13
FBVDDQ_09 J15
FBVDDQ_10 K15
FBVDDQ_11 L17
FBVDDQ_12 M19
FBVDDQ_13 N22
FBVDDQ_14 P22
FBVDDQ_15 H26
FBVDDQ_16 J16
FBVDDQ_17 J18
FBVDDQ_18 L18
FBVDDQ_19 L19
FBVDDQ_20 L23
FBVDDQ_21 L26
FBVDDQ_22 L26
FBVDDQ_23 M19
FBVDDQ_24 N22
FBVDDQ_25 U22
FBVDDQ_26 Y22






Mapping Mode A

F26 FBA_A3 >> FBA_A3 P21#
J24 FBA_A0 >> FBA_A0 P21#
F25 FBA_A2 >> FBA_A2 P21#
M23 FBA_A1 >> FBA_A1 P21#
N27 FBE_A3 >> FBE_A3 P21#
M27 FBE_A4 >> FBE_A4 P21#
K26 FBE_A5 >> FBE_A5 P21#
J25 FBA_CS# >> FBA_CS# P21#
J27 FBA_CS0# >> FBA_CS0# P21#
G23 FBA_WE# >> FBA_WE# P21#
C26 FBA_BA0 >> FBA_BA0 P21#
J23 FBA_CKE >> FBA_CKE P21#
M25 FBA_RST >> FBA_RST P21#
K27 FBE_A2 >> FBE_A2 P21#
G25 FBA_A12 >> FBA_A12 P21#
L24 FBA_RAS# >> FBA_RAS# P21#
K23 FBA_A11 >> FBA_A11 P21#
K24 FBA_A10 >> FBA_A10 P21#
G22 FBA_BA1 >> FBA_BA1 P21#
K25 FBA_A8 >> FBA_A8 P21#
H22 FBA_A9 >> FBA_A9 P21#
N26 FBA_A6 >> FBA_A6 P21#
H24 FBA_A5 >> FBA_A5 P21#
F27 FBA_A7 >> FBA_A7 P21#
J26 FBA_A4 >> FBA_A4 P21#
G24 FBA_CAS# >> FBA_CAS# P21#
G27 FBA_A13 >> FBA_A13 P21#
M24 FBA_BA2 >> FBA_BA2 P21#
K22 FBA_BA2 >> FBA_BA2 P21#

F24 FBA_CLK0 >> FBA_CLK0 P21#
F23 FBA_CLK0# >> FBA_CLK0# P21#
N24 FBA_CLK1 >> FBA_CLK1 P21#
N23 FBA_CLK1# >> FBA_CLK1# P21#

J22 X
L22 X
NC_11
NC_12









FBA_CLK0_N
FBA_CLK1_N
FBA_CLK1_N



P80VC1


		Title :	
ASUSTeK COMPUTER INC. NB1		Engineer: SZ_NB2	
Size	Project Name	Rev	
Custom	P80VC / A / Q	R1.1	
Date: Tuesday, December 16, 2008		Sheet	20 of 52

03G15133F114:
03G15133F211




P80VC1


VGA



LVDS




HDMI






Xtal

www.bufanxiu.com







Other





Standard Type, 5.2mm
12G025122000 DDR2 Channel-A
12G025C22004 DDR2 DIMM 200P, 1.8V, H:9.2mm, ST





www.bufanxiu.com

The diagram illustrates the termination configuration for a DDR2 memory module (P80VC1) connected to a system with a +0.9V supply. The module is organized into six banks (A, B, C, D, E, F), each containing 16 pins. The termination network includes DC voltage dividers (DC9-DC16) and 1U/10V termination resistors. The schematic shows the connection of the module pins to the termination network, which is then connected to the +0.9V supply and ground (GND).

Module Pinout:

Bank	Pin	Signal
A	1	M_A_A0
	2	M_A_A1
	3	M_A_A2
	4	M_A_A3
	5	M_A_A4
	6	M_A_A5
	7	M_A_A6
	8	M_A_A7
	9	M_A_A8
	10	M_A_A9
	11	M_A_A10
	12	M_A_A11
	13	M_A_A12
	14	M_A_A13
	15	M_A_WE#
	16	M_A_BS0
B	1	M_B_BS1
	2	M_B_BS2
	3	M_B_CKE0
	4	M_B_CKE1
	5	M_B_CS#0
	6	M_B_CS#1
	7	M_B_RAS#
	8	M_B_ODT1
	9	M_B_A14
	10	M_B_CAS#
	11	M_B_ODT0
	12	M_B_A0
	13	M_B_A1
	14	M_B_A2
	15	M_B_A3
	C	1
2		M_C_A1
3		M_C_A2
4		M_C_A3
5		M_C_A4
6		M_C_A5
7		M_C_A6
8		M_C_A7
9		M_C_A8
10		M_C_A9
11		M_C_A10
12		M_C_A11
13		M_C_A12
14		M_C_A13
15		M_C_WE#
D		1
	2	M_D_BS2
	3	M_D_CKE0
	4	M_D_CKE1
	5	M_D_CS#0
	6	M_D_CS#1
	7	M_D_RAS#
	8	M_D_ODT1
	9	M_D_A14
	10	M_D_CAS#
	11	M_D_ODT0
	12	M_D_A0
	13	M_D_A1
	14	M_D_A2
	15	M_D_A3
	E	1
2		M_E_A1
3		M_E_A2
4		M_E_A3
5		M_E_A4
6		M_E_A5
7		M_E_A6
8		M_E_A7
9		M_E_A8
10		M_E_A9
11		M_E_A10
12		M_E_A11
13		M_E_A12
14		M_E_A13
15		M_E_WE#
F		1
	2	M_F_BS2
	3	M_F_CKE0
	4	M_F_CKE1
	5	M_F_CS#0
	6	M_F_CS#1
	7	M_F_RAS#
	8	M_F_ODT1
	9	M_F_A14
	10	M_F_CAS#
	11	M_F_ODT0
	12	M_F_A0
	13	M_F_A1
	14	M_F_A2
	15	M_F_A3

Termination Network:

Bank	Pin	Signal	Termination
A	1	M_A_A0	56Ohm
	2	M_A_A1	56Ohm
B	1	M_B_BS1	56Ohm
	2	M_B_BS2	56Ohm
C	1	M_C_A0	56Ohm
	2	M_C_A1	56Ohm
D	1	M_D_BS1	56Ohm
	2	M_D_BS2	56Ohm
E	1	M_E_A0	56Ohm
	2	M_E_A1	56Ohm
F	1	M_F_BS1	56Ohm
	2	M_F_BS2	56Ohm

DC Voltage Dividers (DC9-DC16):

Bank	Pin	Signal	DC Voltage Divider
A	1	M_A_A0	DC9
	2	M_A_A1	DC9
B	1	M_B_BS1	DC10
	2	M_B_BS2	DC10
C	1	M_C_A0	DC11
	2	M_C_A1	DC11
D	1	M_D_BS1	DC12
	2	M_D_BS2	DC12
E	1	M_E_A0	DC13
	2	M_E_A1	DC13
F	1	M_F_BS1	DC14
	2	M_F_BS2	DC14

1U/10V Termination Resistors:





Bank	Pin	Signal	1U/10V Termination
A	1	M_A_A0	1U/10V
	2	M_A_A1	1U/10V
B	1	M_B_BS1	1U/10V
	2	M_B_BS2	1U/10V
C	1	M_C_A0	1U/10V
	2	M_C_A1	1U/10V
D	1	M_D_BS1	1U/10V
	2	M_D_BS2	1U/10V
E	1	M_E_A0	1U/10V
	2	M_E_A1	1U/10V
F	1	M_F_BS1	1U/10V
	2	M_F_BS2	1U/10V

DC16 Voltage Divider:


Bank	Pin	Signal	DC16 Voltage Divider
F	1	M_F_BS1	DC16
	2	M_F_BS2	DC16

Module Pinout (continued):





Bank	Pin	Signal
G	1	M_G_A0
	2	M_G_A1
	3	M_G_A2
	4	M_G_A3
	5	M_G_A4
	6	M_G_A5
	7	M_G_A6
	8	M_G_A7
	9	M_G_A8
	10	M_G_A9
	11	M_G_A10
	12	M_G_A11
	13	M_G_A12
	14	M_G_A13
	15	M_G_WE#
	H	1
2		M_H_BS2
3</		



LVDS from GM



LVDS from GPU




P10% CRT_RED_GM V2R1 2 1 00hm /GM CRT_R
 P10% CRT_GREEN_GM V2R2 2 1 00hm /GM CRT_G
 P10% CRT_BLUE_GM V2R3 2 1 00hm /GM CRT_B
 P10% CRT_HSYNC_GM V2R4 2 1 00hm /GM CRT_HSYNC
 P10% CRT_VSYNC_GM V2R5 2 1 00hm /GM CRT_VSYNC



From GMCH

P22% RED_GPU V2R8 2 1 00hm /PM CRT_R
 P22% GREEN_GPU V2R9 2 1 00hm /PM CRT_G
 P22% BLUE_GPU V2R10 2 1 00hm /PM CRT_B
 P22% CRT_HSYNC_GPU V2R11 2 1 00hm /PM CRT_HSYNC
 P22% CRT_VSYNC_GPU V2R12 2 1 00hm /PM CRT_VSYNC

From GPU




+5VS_CRT_DDC





www.bufanxiu.com

2008/12/4 : Pass EA measurement



R1.1 change P/N

CRT Connector






Place ESD Diodes near CRT Connector


R1.1 /X

P80VC1

ASUS		Title : CRT conn	
ASUSTeK COMPUTER INC. NB6		Engineer: SZ_NB2	
Size	Project Name	Rev	
Custom	P80VC / A/ Q	R1.1	
Date: Tuesday, December 16, 2008	Sheet	28	of 52




NewCard Header




ExpressCard Standard 1.0:
Change Pin7 from RESERVED to SMBCLK
Change Pin8 from SMBCLK to SMBDATA
Change Pin9 from SMBDATA to +1.5V

NewCard Ejector




P80VC1

ASUS		Title : NEWCARD	
ASUSTek COMPUTER INC. NB6		Engineer: SZ_NB2	
Size	Project Name	Rev	
Custom	P80VC / A/ Q	R1.1	
Date: Tuesday, December 16, 2008	Sheet	29	of 52




If don't support NewCard Debug Card,Pls do
(a) DNI all components of block A
(b) Mount Block C (XRN2,XR12)

P80VC1






For VDD33 pin29,
pin37



For AVDD33
pin1,
pin40

+1.2VOUT Wider than 60mils



Note 1: The Trace length between LL2 and 8111DL's Pin 48 must be within 0.5 cm. LC9 and LC16 to LL2 must be within 0.5cm. Refer to Layout guide for more detail.



Note : Regulator input, the Trace length between LC5 and 8111DL's Pin 44,45 must be within 200mils and wider than 40mils

Remove LR11 if switching regulator is enabled.
Remove LR14 if external power 1.2V is used.


Pass EA measurement











RTLAN_DSM#: ICH9 GPIO10
GLAN_DSMEN: ICH9 GPIO60

P80VC1

Bluetooth Connector





P80VC1



P80VC1

SATA HDD Connector



P80VC1



Title : SATA HDD

ASUSTeK COMPUTER INC. NB6

Engineer: SZ_NB2

Size

Custom

Date: Tuesday, December 16, 2008




Project Name

P80VC / A/ Q


Sheet 35 of 52

Rev R1.1

TPM Connector









I2C GPIO Controller



P80VC1

ASUS		Title : Debug&TPM&GPIO	
ASUSTeK COMPUTER INC. NB6		Engineer: SZ_NB2	
Size	Project Name		Rev
Custom	P80VC / A/ Q		R1.1
Date: Tuesday, December 16, 2008	Sheet	36	of 52



1999, 2000, 2001, 2002, 2003, 2004, 2005, 2006, 2007, 2008, 2009, 2010, 2011, 2012, 2013, 2014, 2015, 2016, 2017, 2018, 2019, 2020, 2021, 2022, 2023, 2024, 2025, 2026, 2027, 2028, 2029, 2030, 2031, 2032, 2033, 2034, 2035, 2036, 2037, 2038, 2039, 2040, 2041, 2042, 2043, 2044, 2045, 2046, 2047, 2048, 2049, 2050, 2051, 2052, 2053, 2054, 2055, 2056, 2057, 2058, 2059, 2060, 2061, 2062, 2063, 2064, 2065, 2066, 2067, 2068, 2069, 2070, 2071, 2072, 2073, 2074, 2075, 2076, 2077, 2078, 2079, 2080, 2081, 2082, 2083, 2084, 2085, 2086, 2087, 2088, 2089, 2090, 2091, 2092, 2093, 2094, 2095, 2096, 2097, 2098, 2099, 2100, 2101, 2102, 2103, 2104, 2105, 2106, 2107, 2108, 2109, 2110, 2111, 2112, 2113, 2114, 2115, 2116, 2117, 2118, 2119, 2120, 2121, 2122, 2123, 2124, 2125, 2126, 2127, 2128, 2129, 2130, 2131, 2132, 2133, 2134, 2135, 2136, 2137, 2138, 2139, 2140, 2141, 2142, 2143, 2144, 2145, 2146, 2147, 2148, 2149, 2150, 2151, 2152, 2153, 2154, 2155, 2156, 2157, 2158, 2159, 2160, 2161, 2162, 2163, 2164, 2165, 2166, 2167, 2168, 2169, 2170, 2171, 2172, 2173, 2174, 2175, 2176, 2177, 2178, 2179, 2180, 2181, 2182, 2183, 2184, 2185, 2186, 2187, 2188, 2189, 2190, 2191, 2192, 2193, 2194, 2195, 2196, 2197, 2198, 2199, 2200, 2201, 2202, 2203, 2204, 2205, 2206, 2207, 2208, 2209, 2210, 2211, 2212, 2213, 2214, 2215, 2216, 2217, 2218, 2219, 2220, 2221, 2222, 2223, 2224, 2225, 2226, 2227, 2228, 2229, 2230, 2231, 2232, 2233, 2234, 2235, 2236, 2237, 2238, 2239, 2240, 2241, 2242, 2243, 2244, 2245, 2246, 2247, 2248, 2249, 2250, 2251, 2252, 2253, 2254, 2255, 2256, 2257, 2258, 2259, 2260, 2261, 2262, 2263, 2264, 2265, 2266, 2267, 2268, 2269, 2270, 2271, 2272, 2273, 2274, 2275, 2276, 2277, 2278, 2279, 2280, 2281, 2282, 2283, 2284, 2285, 2286, 2287, 2288, 2289, 2290, 2291, 2292, 2293, 2294, 2295, 2296, 2297, 2298, 2299, 2300, 2301, 2302, 2303, 2304, 2305, 2306, 2307, 2308, 2309, 2310, 2311, 2312, 2313, 2314, 2315, 2316, 2317, 2318, 2319, 2320, 2321, 2322, 2323, 2324, 2325, 2326, 2327, 2328, 2329, 2330, 2331, 2332, 2333, 2334, 2335, 2336, 2337, 2338, 2339, 2340, 2341, 2342, 2343, 2344, 2345, 2346, 2347, 2348, 2349, 2350, 2351, 2352, 2353, 2354, 2355, 2356, 2357, 2358, 2359, 2360, 2361, 2362, 2363, 2364, 2365, 2366, 2367, 2368, 2369, 2370, 2371, 2372, 2373, 2374, 2375, 2376, 2377, 2378, 2379, 2380, 2381, 2382, 2383, 2384, 2385, 2386, 2387, 2388, 2389, 2390, 2391, 2392, 2393, 2394, 2395, 2396, 2397, 2398, 2399, 2400, 2401, 2402, 2403, 2404, 2405, 2406, 2407, 2408, 2409, 2410, 2411, 2412, 2413, 2414, 2415, 2416, 2417, 2418, 2419, 2420, 2421, 2422, 2423, 2424, 2425, 2426, 2427, 2428, 2429, 2430, 2431, 2432, 2433, 2434, 2435, 2436, 2437, 2438, 2439, 2440, 2441, 2442, 2443, 2444, 2445, 2446, 2447, 2448, 2449, 2450, 2451, 2452, 2453, 2454, 2455, 2456, 2457, 2458, 2459, 2460, 2461, 2462, 2463, 2464, 2465, 2466, 2467, 2468, 2469, 2470, 2471, 2472, 2473, 2474, 2475, 2476, 2477, 2478, 2479, 2480, 2481, 2482, 2483, 2484, 2485, 2486, 2487, 2488, 2489, 2490, 2491, 2492, 2493, 2494, 2495, 2496, 2497, 2498, 2499, 2500, 2501, 2502, 2503, 2504, 2505, 2506, 2507, 2508, 2509, 2510, 2511, 2512, 2513, 2514, 2515, 2516, 2517, 2518, 2519, 2520, 2521, 2522, 2523, 2524, 2525, 2526, 2527, 2528, 2529, 2530, 2531, 2532, 2533, 2534, 2535, 2536, 2537, 2538, 2539, 2540, 2541, 2542, 2543, 2544, 2545, 2546, 2547, 2548, 2549, 2550, 2551, 2552, 2553, 2554, 2555, 2556, 2557, 2558, 2559, 2560, 2561, 2562, 2563, 2564, 2565, 2566, 2567, 2568, 2569, 2570, 2571, 2572, 2573, 2574, 2575, 2576, 2577, 2578, 2579, 2580, 2581, 2582, 2583, 2584, 2585, 2586, 2587, 2588, 2589, 2590, 2591, 2592, 2593, 2594, 2595, 2596, 2597, 2598, 2599, 2600, 2601, 2602, 2603, 2604, 2605, 2606, 2607, 2608, 2609, 2610, 2611, 2612, 2613, 2614, 2615, 2616, 2617, 2618, 2619, 2620, 2621, 2622, 2623, 2624, 2625, 2626, 2627, 2628, 2629, 2630, 2631, 2632, 2633, 2634, 2635, 2636, 2637, 2638, 2639, 2640, 2641, 2642, 2643, 2644, 2645, 2646, 2647, 2648, 2649, 2650, 2651, 2652, 2653, 2654, 2655, 2656, 2657, 2658, 2659, 2660, 2661, 2662, 2663, 2664, 2665, 2666, 2667, 2668, 2669, 2670, 2671, 2672, 2673, 2674, 2675, 2676, 2677, 2678, 2679, 2680, 26

+3VM_PG
+1.5V/M +3V/MCI



		Title : <u>EC ENE3925</u>	
ASUSTaK COMPUTER INC. NB1		Engineer: <u>SZ_NB2</u>	
Size Custom	Project Name P80VC / A / Q	Rev R1.1	
Date: <u>Tuesday, December 16, 2008</u>		Sheet <u>37</u>	of <u>52</u>

Custom	P80VC / A/ Q	R1.1
Date: Tuesday, December 16, 2008	Sheet 37 of 52	


Keyboard Connector




R1.1




Place close to connector





RESERVED
 PIN3: connect to Vs or NC
 PIN11: connect to GND or NC
 CS#: Tie to Vddio to enable I2C mode.




P80VC1

ASUS		Title : Launch	
ASUSTeK COMPUTER INC. NB6		Engineer: SZ_NB2	
Size A3	Project Name P80VC / A/ Q	Rev R1.1	
Date: Tuesday, December 16, 2008		Sheet	39 of 52

Debounced Circuits


R1.1

Close to Connector




R1.1

Close to IC






R1.1

Close to Connector





R1.1

Close to IC



P80VC1

ASUS®		Title : Launch	
ASUSTeK COMPUTER INC. NB6		Engineer: SZ_NB2	
Size A3	Project Name P80VC / A/ Q	Rev R1.1	
Date: Tuesday, December 16, 2008	Sheet 40 of 52		





P80VC1

ASUS		Title : other	
ASUSTeK COMPUTER INC. NB6		Engineer: SZ_NB2	
Size A3	Project Name P80VC / A/ Q	Rev R1.1	
Date: Tuesday, December 16, 2008		Sheet 41	of 52

Delete SMBUS / Add SB_SPKR



R1.1




R1.1INTMIC_L_P_AMP

P80VC1


ASUS		Title : other	
ASUSTeK COMPUTER INC. NB6		Engineer: SZ_NB2	
Size	Project Name	Rev	
A3	P80VC / A/ Q	R1.1	
Date: Tuesday, December 16, 2008		Sheet	42 of 52






P80VC1

		Title : Discharger	
ASUSTeK COMPUTER INC. NB6		Engineer: SZ_NB2	
Size	Project Name	Rev	
Custom	P80VC / A/ Q	R1.1	
Date: Tuesday, December 16, 2008		Sheet	44 of 52




P80VC1


ASUS		Title : EMI CAP	
ASUSTeK COMPUTER INC. NB6		Engineer: SZ_NB2	
Size Custom	Project Name P80VC / A/ Q		Rev R1.1
Date: Tuesday, December 16, 2008		Sheet 45 of 52	



CPU HOLE




NB+GPU HOLE



P80VC1

ASUS		Title : Screw Hole	
ASUSTeK COMPUTER INC. NB6		Engineer: SZ_NB2	
Size	Project Name	Rev	
Custom	P80VC / A/ Q	R1.1	
Date: Tuesday, December 16, 2008		Sheet	46 of 52



P80VC1



Title : Power_FLOW

ASUSTek COMPUTER INC

Engineer: N/A


Size Project Name

C P80M

Date: Tuesday, December 16, 2008

Rev 1.1

Sheet 47 of 54



- ### Controller


- ```
Current limit:
Rclim=Rcs*10*Rsense*Iclim*2/(Rph*10uA*n)
162Kohm=206.69*10*1ohm*I*2/(100Kohm*10uA*2)
I=78.38A
```

Setting the clock Frequency:  
 $RT = (V_{vid} + 1.0V) / (2 * n * F_{sw} * 7.2pF) - 35Kohm$   
 $F_{sw} = 2.05V / (4 * 7.2pF * 235Kohm) = 303K$

Out Droop Resistance :  
 $R_o = R_{cs} \cdot R_{sense} / R_{ph}$   
 $= 206.69 \text{Kohm} \cdot 1 \text{mohm} / 100 \text{Kohm} = 2.07 \text{mohm}$


|                                  |                            |                                                                                                                  |          |
|----------------------------------|----------------------------|------------------------------------------------------------------------------------------------------------------|----------|
| P80VC1                           |                            |  <b>Title :</b> POWER_VCORE |          |
| ASUSTek Computer INC.            |                            | <b>Engineer:</b> Robin_chen                                                                                      |          |
| Size<br>A2                       | Project Name<br><b>P80</b> | Rev<br>1.1                                                                                                       |          |
| Date: Tuesday, December 16, 2008 |                            | Sheet                                                                                                            | 48 of 56 |


## POWER PATH &amp; BAT\_LEARN



P80VC1

|                                  |              |                       |  |
|----------------------------------|--------------|-----------------------|--|
| <b>ASUS</b>                      |              | Title : POWER_CHARGER |  |
| ASUSTek COMPUTER INC. NB3        |              | Engineer: Robin_chen  |  |
| Size                             | Project Name | Rev                   |  |
| A2                               | P80A         | 1.1                   |  |
| Date: Tuesday, December 16, 2008 |              | Sheet 49 of 56        |  |





## Power stage

- I/P Current:**  
 $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 1.65A$
- Ripple Current:**  
 $I_{ripple} = 3A$
- Dynamic:**  
 $I_{peak} = 22.44A$   
 $ESR/2 = 9m\Omega$   
 $V = 162mV$
- Inductor Spec:**  
 $I_{sat} = 33A$   
 $I_{dc} = 16A$   
 $DCR = 3.8m\Omega$
- MOSFET Spec:**  
H-side and L-side MOSFET: RJK0355  
 $R_{ds(on)} = 11.8m\Omega$  ( $V_{gs} = 4.5V$ )  
 $I_{cont} = 30$  ( $T = 25$ )  
 $I_{peak} = 120$  (Pause < 10us)

## Controller


- Voltage & Current:**  
 $+1.05V \& 22.44A$
- Frequency:**  
 $T_{on} = 3.85p \cdot R_t(on) / V_{in} - 0.5 = 0.3\mu s$   
 $Frequency = V_{out} / (V_{in} \cdot T_{on}) = 250KHz$
- OCP:**  
Set  $PR7504 = 14K\Omega$   
 $I_{ocp} = R_{ocp} \cdot 20 / R_{ds(on)} = 16.94A$
- Soft start time:**  
Soft-Star duration is 2ms

| 1.05VM_SEL | +1.05VM |
|------------|---------|
| 0          | 0.95    |
| 1          | 1.05    |

P80VC1

|                                  |              |                      |       |
|----------------------------------|--------------|----------------------|-------|
| <b>ASUS</b>                      |              | Title : Power_+VCCP  |       |
| ASUSTek COMPUTER INC             |              | Engineer: Robin_chen |       |
| Size                             | Project Name | P80                  | Rev   |
| A2                               |              |                      | 1.1   |
| Date: Tuesday, December 16, 2008 |              | Sheet 51             | of 56 |


# SUSB#\_PWR POWER



(8.04A/2.4A) PJP17 /X  
+3VSUSO → +3VSUS

(8.08A/1.3A) PJP19 /X  
+5VSUSO → +5VSUS

# SUSC#\_PWR POWER



R1.1  
P37.44% IAMT\_S4\_STATE\_ON → S4\_STATE\_PWR  
P27.29,37.44% SUSB\_ON → SUSB#\_PWR P50.53%


R1.1  
P37.44% IAMT\_SLP\_M\_ON → SLP\_M\_PWR P51%  
P29.37,42% VSUS\_ON → VSUS\_ON\_PWR P41%

P37.44% SUSC\_ON → SUSC#\_PWR P42%  
P37% CPU\_VRON → CPU\_VRON\_PWR P48%

PJP41 → CPU\_VRON\_PWR P48%  
PJP42 → SUSB#\_PWR P50.53%  
PJP43 → SUSC#\_PWR P42%  
PJP44 → VSUS\_ON\_PWR P41%  
PJP51 → SLP\_M\_PWR P51%  
PJP52 → S4\_STATE\_PWR







P80VC1

|                                  |              |                              |          |
|----------------------------------|--------------|------------------------------|----------|
| <b>ASUS</b>                      |              | <b>Title : Power_Charger</b> |          |
| ASUSTek Computer INC.            |              | Engineer: <i>Robin_chen</i>  |          |
| Size                             | Project Name | Rev                          |          |
| A3                               | <b>P80</b>   | R1.1                         |          |
| Date: Tuesday, December 16, 2008 |              | Sheet                        | 54 of 80 |