

PROJECT S6F

Revision History

R1.0	SR	2005/07/01
R1.1	ER	2005/11/25
R2.0	PR	2005/01/18

SMB Signals

Host	Name	Devices	Address
Chipset	SMBCK, SMBDA	ICH7-M ADT7460 (Thermal) ICS954213 (Clock Generator) DDR2 SO-DIMM	0001 000X b 0101 110X b D2h A0h

Power States

STATE	SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#	++VALWAYS	++V	++VS	Clocks
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3(Suspend to RAM)	LOW	HIGH	HIGH	HIGH	ON	ON	OFF	OFF
S4(Suspend to Disk)	LOW	LOW	HIGH	HIGH	ON	OFF	OFF	OFF
S5/Soft OFF	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

CPU

PM667 LV 1.5 GHz: 01G011010110

PM667 LV 1.66 GHz: 01G011010010

Chipset

02G010009210 C.S QG82945GM SL8Z2 INTEL CALISTOGA 876956

02G010007741 C.S NH82801GBM SL8YB INTEL ICH7-M 876595

Memory


Infineon: 03G15073B010

Nanya: 03G15133E110

		Project Name	S6F
ASUSTek COMPUTER INC		Engineer:	MICHAEL WANG
Size	Custom	Title : Table of Contents	Rev 2.0
Date: Wednesday, January 18, 2006		Sheet	1 of 37

YONAH/CALISTOGA(945GM) BLOCK DIAGRAM (NAPA PLATFORM)

2005.6.13 V1.0



M38857MB_GPIO	Use As	Signal Name
P20	GPO	ANKEY_RSM
P21	GPIO	BAT_SEL#
P22	GPO	BAT_LEARN
P23	GPO	TBD
P27	GPO	SCROLLOCK#_3
P42	GPO	TP_LED
P43	GPO	TBD
P44	GPO	KBDCPURST_3Q
P45	GPO	A20GATE_3Q
P46	GPO	KBDSKI_3Q
P47	GPIO	CLKRUN#_3
P50	GPI	BAT_LLOW#_OC
P51	GPI	TBD
P52	GPI	TBD
P53	GPI	TBD
P54	GPI	LID_SW#
P55	GPI	BATIN_OC#
P56	GPO	TBD
P57	GPO	ADJ_BL
P67	GPI	TBD
P66	GPI	PWRLMT#
P65	GPI	BAT_SAVING#
P64	GPI	ACIN_OC
P63	GPO	CPPE_EN
P62	GPO	RST#NEWCARD
P61	GPI	CPPE#DET
P60	GPO	PP_TPM
P77	GPI	SMC_BAT
P76	GPI	SMD_BAT
P26	GPI	KBNUM#_3
P25	GPI	KBCAP#_3
P24	GPO	PCIRST#_GATE
P40		EXTSMI_3

ICH7_GPIO	Use As	Signal Name
GPI6	GPO	BACK_OFF#
GPI07	GPI	WIRELESS_SW#
GPI8	GPI	EXTSMI#
GPI9	TBD	
GPI10	GPI	CHG_FULL_OC
GPI12	GPI	KB_SCI#
GPI13	GPI	MEM_ID0
GPI14	GPI	MEM_ID1
GPI015	GPO	WL_LAN_LED#
GPI019	GPI	PANEL_ID
GPI024	GPI	MEM_400/533#
GPI025	GPO	CB_SD#
GPI026	GPO	OP_MUTE#
GPI027	GPO	WIRELESS_LAN_ON/OFF#
GPI028	GPO	PWR_1HZ
GPI33	GPO	BT_ON/OFF#
GPI34	GPO	FWH_WP#
GPI35	TBD	
GPI36	GPO	BT_LED#
GPI37	GPI	PCB_ID0
GPI038	GPI	PCB_ID1
GPI039	GPI	MEM_ID2

New NET on Yonah

CPU_BSEL2 VR_VID6


Need Check

VCCSENSE VSSSENSE

CPU PART NUMBER 01-011010010 CPU INT PM667 LV DC 1.66G X48 01-011010011 CPU INT PM667 LV DC 1.5G X38

6 H_A#(31:3) H_A#(31:3) 6 H_REQ#(4:0) H_REQ#(4:0)

6 H_D#(63:0) H_D#(63:0)








Comp0,2 connect with Zo=27.4 ohm, trace length shorter than 0.5*. Comp 1,3 connect with Zo=55 ohm, trace length shorter than 0.5*.

Zo=55 ohm, 0.5* max for GTLREF







+VCORE +VCORE 5 +VCCP +VCCP 5,6,9,10,14,18,20,22




Note: Don't need for NAPA platform. But, it is exist on Alviso platform




VCCSENSE, VSSSENSE trace at 27.4 ohm with 50 mils spacing. Place PU and PD within 1" of CPU.



CALISTOGA_G137







DDR SYSTEM MEMORY A

DDR SYSTEM MEMORY B


CALISTOGA_Q137

CALISTOGA_Q137







		Project Name	S6F
ASUSTek COMPUTER INC		Engineer:	Eric Fang
Size	Custom	Title : Calistoga GMCH (5) - PWR/GND	
Date:	Wednesday, January 18, 2006	Sheet	10 of 37
Rev	1.0		




CFG5 : DMI STRAP
 LOW = DMI X 2
HIGH = DMI X 4 (Default)





CFG7 : CPU STRAP
 LOW = Mobile Prescott
HIGH = Dothan CPU (Default)



CFG9 : PCIE GRAPHIC LANE
 LOW = REVERSE LANE
HIGH = NORMAL OPERATION (Default)



CFG10: HOST PLL VCO SELECT
 LOW = RESERVED
HIGH = MOBILITY



CFG11 : PSB 4X CLK ENABLE
 LOW = 4X ENABLED
HIGH 8X ENABLED (Default)




CFG15 : ICH RESET DISABLE
 LOW = ICH RESET DISABLE
HIGH = NORMAL OPERATION











CFG16 : FSB DYNAMIC ODT
 LOW = Dynamic ODT Disabled
HIGH = Dynamic ODT Enabled (Default)











CFG18 : GMCH Core Voltage Level
 LOW = 1.05V (Default)
 HIGH = 1.5V



CFG19 : DMI LANE REVERSAL
 LOW = NORMAL
 HIGH = LANES REVERSED



- 8,15 SM_A_DM[0:7] SM A_DM[0:7]
- 8,15 SM_A_DQS[0:7] SM A_DQS[0:7]
- 8,15 SM_A_DQS#0[0:7] SM A_DQS#0[0:7]
- 8,14,15 SM_A_MA[0:13] SM A_MA[0:13]
- 8,15 SM_A_DQ[0:63] SM A_DQ[0:63]



ASUS	Project Name	S6F
ASUSTek COMPUTER INC	Engineer:	Eric Fang
Size	Title :	On board 256MB
4, Custom	Date: Wednesday, January 18, 2006	Sheet 12 of 37
		Rev 1.0

- SM_B_MA[0:13] SM_B_MA[0:13] 8,14
- SM_B_DQ[0:63] SM_B_DQ[0:63] 8
- SM_B_DM[0:7] SM_B_DM[0:7] 8
- SM_B_DQS[0:7] SM_B_DQS[0:7] 8
- SM_B_DQS#[0:7] SM_B_DQS#[0:7] 8

SM_B_MA0	102	A0	DQ0	5	SM_B_DQ63
SM_B_MA1	101	A1	DQ1	7	SM_B_DQ58
SM_B_MA2	100	A2	DQ2	17	SM_B_DQ62
SM_B_MA3	98	A3	DQ3	19	SM_B_DQ61
SM_B_MA4	98	A4	DQ4	6	SM_B_DQ60
SM_B_MA5	97	A5	DQ5	14	SM_B_DQ56
SM_B_MA6	94	A6	DQ6	16	SM_B_DQ57
SM_B_MA7	92	A7	DQ7	23	SM_B_DQ44
SM_B_MA8	92	A8	DQ8	25	SM_B_DQ41
SM_B_MA9	91	A9	DQ9	35	SM_B_DQ43
SM_B_MA10	105	A10/AP	DQ10	37	SM_B_DQ47
SM_B_MA11	90	A11	DQ11	22	SM_B_DQ42
SM_B_MA12	89	A12	DQ12	20	SM_B_DQ46
SM_B_MA13	116	A13	DQ13	36	SM_B_DQ40
		A14	DQ14	38	SM_B_DQ45
		A15	DQ15	43	SM_B_DQ36
		A16_BA2	DQ16	45	SM_B_DQ33
			DQ17	55	SM_B_DQ37
		BA0	DQ18	57	SM_B_DQ34
		BA1	DQ19	46	SM_B_DQ38
		S0#	DQ20	56	SM_B_DQ39
		S1#	DQ21	61	SM_B_DQ32
		CK0	DQ22	58	SM_B_DQ48
		CK0#	DQ23	61	SM_B_DQ48
		CK1	DQ24	63	SM_B_DQ53
		CK1#	DQ25	73	SM_B_DQ50
		CKE0	DQ26	75	SM_B_DQ55
		CKE1	DQ27	62	SM_B_DQ52
		CAS#	DQ28	64	SM_B_DQ49
		RAS#	DQ29	74	SM_B_DQ54
		WE#	DQ30	76	SM_B_DQ51
		SA0	DQ31	123	SM_B_DQ29
		SA1	DQ32	125	SM_B_DQ27
		SCL	DQ33	135	SM_B_DQ28
		SDA	DQ34	137	SM_B_DQ26
		ODT0	DQ35	124	SM_B_DQ31
		ODT1	DQ36	126	SM_B_DQ30
		DM0	DQ37	134	SM_B_DQ25
		DM1	DQ38	136	SM_B_DQ24
		DM2	DQ39	141	SM_B_DQ19
		DM3	DQ40	143	SM_B_DQ18
		DM4	DQ41	151	SM_B_DQ21
		DM5	DQ42	153	SM_B_DQ16
		DM6	DQ43	140	SM_B_DQ20
		DM7	DQ44	142	SM_B_DQ23
		DOS0	DQ45	152	SM_B_DQ22
		DOS1	DQ46	154	SM_B_DQ17
		DOS2	DQ47	157	SM_B_DQ10
		DOS3	DQ48	159	SM_B_DQ8
		DOS4	DQ49	173	SM_B_DQ13
		DOS5	DQ50	175	SM_B_DQ12
		DOS6	DQ51	158	SM_B_DQ15
		DOS7	DQ52	160	SM_B_DQ14
		DOS#0	DQ53	174	SM_B_DQ11
		DOS#1	DQ54	176	SM_B_DQ9
		DOS#2	DQ55	179	SM_B_DQ6
		DOS#3	DQ56	181	SM_B_DQ2
		DOS#4	DQ57	189	SM_B_DQ4
		DOS#5	DQ58	191	SM_B_DQ1
		DOS#6	DQ59	180	SM_B_DQ3
		DOS#7	DQ60	182	SM_B_DQ7
		DQS0	DQ61	192	SM_B_DQ0
		DQS1	DQ62	194	SM_B_DQ5
		DQS2	DQ63		

8,14 SM_B_BS#2 SM_B_BS#2

8,14 SM_B_BS#0 SM_B_BS#0

8,14 SM_B_BS#1 SM_B_BS#1

7,14 SM_CS#2 SM_CS#2

7,14 SM_CS#3 SM_CS#3

7 CLK_DCLK3 CLK_DCLK3#

7 CLK_DCLK3# CLK_DCLK3#

7 CLK_DCLK4 CLK_DCLK4#

7 CLK_DCLK4# CLK_DCLK4#

7,14 SM_CKE2 SM_CKE2

7,14 SM_CKE3 SM_CKE3

8,14 SM_B_CAS# SM_B_CAS#

8,14 SM_B_RAS# SM_B_RAS#



8,14 SM_B_WE# SM_B_WE#

18,19,21,23,33 SMBCK_3S


18,19,21,23,33 SMBDA_3S

7,14 SM_ODT2


7,14 SM_ODT3




Layout Note: Place these Caps near uDIMM






Layout Note: Place these Caps near uDIMM




Layout Note: Place these High-Freq decoupling Caps near the GMCH




		Project Name	S6F
ASUSTek COMPUTER INC		Engineer:	Eric Fang
Size	Custom	Title :	DDR2 Micro DIMM
Date:	Wednesday, January 18, 2006	Sheet	13 of 37
		Rev	1.0




For 8 pcs memory implement






Byte 0

Byte 1









Byte 6

Byte 4




Layout Note: Place these Caps near Memory Module







Byte 2

Byte 3






Byte 7

Byte 5





ASUS Project Name: **S6F**
 ASUSTek COMPUTER INC Engineer: **Eric Fang**
 Title: **On board 256MB**
 Date: Wednesday, January 18, 2006 Sheet 15 of 37



PANEL_ID
HI 10.6
LO 11.1

current rating = 0.3A





Latched Input Select

SELPCIE0_LCD#/PCI_CLK5

0 = LCDCLK Decide pin 17.18
 1 = PCIEIX

SELPCIE0_LCD#
 CLK_FWHPCI 1 2 10KOhm

PCI_CLK2/REQ_SEL

0 = PCIECLK Decide pin 40.41
 1 = PEREQ#

REQ_SEL
 CLK_TPM 1 2 10KOhm

SELLCD_27#/PCICLK_F1


0 = 27MHzSS/27MHzSS# Pair
 1 = LCD_CLK Pair

SELLCD_27# 1 2 10KOhm

Decide pin 17.18

BCLK	FSB	BSEL2	BSEL1	BSEL0
133	533	L	L	H
166	667	L	H	H

Reserved for R1.0 Debug



PEREQ#1

0 = Enable control PCIEX6/0 through I2C
 1 = Disable PCIEX6/0 Controlled

PEREQ#1 1 2 N/A
 R153 1 2 10KOhm
 R156 1 2 10KOhm

PEREQ#2

0 = Enable control PCIEX8/1 through I2C
 1 = Disable PCIEX8/1 Controlled

PEREQ#2 1 2 N/A
 R159 1 2 10KOhm
 R162 1 2 10KOhm

PEREQ#3

0 = Enable control PCIEX4/2 through I2C
 1 = Disable PCIEX4/2 Controlled


PEREQ#3 1 2 N/A
 R164 1 2 10KOhm

PEREQ#4


0 = Enable control PCIEX7/5/3 through I2C
 1 = Disable PCIEX7/5/3 Controlled

PEREQ#4 1 2 N/A
 R170 1 2 10KOhm


FAN CONTROL




Discharge circuit for power fast down




BIOS




IOB




IOB



FWH test connector for first version










ICH7 Boot BIOS select	
GNTR#	GNTR#4
LPC	11 1 1 (default)
PCI	10 1 0
SPI	01 0 1


33 PCI_AD[0..31] PCI_AD[0..31]

GNTR#3 without PD, if NOT top-block swap(inter high)




The signal has a weak internal pull down. If the signal is sampled high, this indicates that the system is strapped to the " No Reboot" mode.






U76E		
A4	Vss1	P28
A23	Vss2	R1
B1	Vss3	R11
B8	Vss4	R12
B11	Vss4	R13
B14	Vss5	R14
B17	Vss6	R15
B20	Vss7	R16
B26	Vss8	R17
B27	Vss9	R18
C2	Vss10	R19
C6	Vss11	T12
D10	Vss12	T14
D13	Vss14	T15
D18	Vss12	T16
D21	Vss15	T17
D24	Vss17	U4
E1	Vss15	U12
E2	Vss19	U13
E4	Vss20	U14
E8	Vss21	U15
E15	Vss23	U16
F4	Vss24	U17
F5	Vss25	U25
F12	Vss27	U2
F28	Vss28	U13
G1	Vss30	V15
G2	Vss31	U24
G5	Vss31	V27
G6	Vss33	V28
G9	Vss34	V8
G14	Vss35	W25
G18	Vss36	W26
G21	Vss37	U3
G24	Vss38	V24
G26	Vss39	V27
H1	Vss40	V28
H4	Vss41	V38
H5	Vss42	AA24
H24	Vss43	AA25
H27	Vss44	AA26
H28	Vss45	AB4
J1	Vss47	AB8
J2	Vss47	AB11
J5	Vss48	AB14
J24	Vss50	AB16
J25	Vss51	AB19
J26	Vss51	AB21
K24	Vss52	AB24
K27	Vss55	AB27
K28	Vss54	AB28
L13	Vss55	AC2
L24	Vss56	AC3
L15	Vss57	AC5
L25	Vss58	AC11
L26	Vss59	AC9
M3	Vss60	AD1
M4	Vss61	AD8
M5	Vss62	AD4
M12	Vss64	AD7
M13	Vss66	AD3
M14	Vss65	AD15
M16	Vss67	AD19
M17	Vss68	AD23
M24	Vss70	AE2
M27	Vss70	AE4
M28	Vss71	AE8
N1	Vss72	AE11
N2	Vss73	AE13
N2	Vss74	AE18
N6	Vss75	AE21
N8	Vss76	AE24
N11	Vss77	AE25
N12	Vss78	AE2
N13	Vss78	AF4
N14	Vss80	AF8
N15	Vss81	AF11
N16	Vss81	AF27
N17	Vss82	AF28
N18	Vss83	AG1
N24	Vss84	AG3
N25	Vss85	AG7
N26	Vss86	AG14
N27	Vss87	AG17
P3	Vss88	AG19
P4	Vss90	AG20
P12	Vss90	AG25
P14	Vss91	AH1
P15	Vss92	AH3
P16	Vss93	AH7
P17	Vss94	AH12
P24	Vss95	AH23
P27	Vss96	AH27
P27	Vss97	AH7M




ASUS		Title : ICH7-M (4/4)	
ASUSTeK COMPUTER INC		Engineer: MICHAEL WANG	
Size	Project Name	Date	Rev
Custom	S6F	Wednesday, January 18, 2006	1.0
Date: Wednesday, January 18, 2006		Sheet 22 of 37	

POWER CONSUMPTION:
 1). 3V < 550mA
 2). 1.5V < 100mA

CLKREQ#[output] CLOCK REQUEST could be pull low





P54,P55,P43,P50 are wake-up event inputs when KBC in standby mode

Average supply current
 VDD33 103mA
 AVDD18+EVDD18 198mA
 VDD15 367mA






For Pin 16, 37, 46, 53, place one capacitor per pin.


For Pin 2, 59, place one capacitor per pin.

For Pin (5, 8), (11, 14), place one capacitor per set.







For Pin 22, 28, place one 0.1 uF and one 100 pF per pin.



For Pin 15, 21, (32, 33), 38, (41, 43), (49, 52), 58, place one 0.1 uF per set.








changed 09-091120000 to 10G253000004030









USB 0	USB
USB 2	USB
USB 4	USB
USB 6	CB /Do Not OC#
USB 7	BT /Do Not OC#




D0 (DVDD/AVDD) 15.5mA/45.9mA







To HeadPhone








JACK_IN#	OPTIC_HP#	SPDIF
L	H	LINE OUT
L	L	NO CONNECT
H	H	NO CONNECT









MDC CNT




ODD CONNECTOR



HDD CONNECTOR




KEYBOARD CONN.




Follow J4A keyboard Matrix



TO POWER4GEER SMALL BOARD




Touch PAD



HotKey/PWRBT CON




To I/O board connector
(signal)



NEW CARD LDO RST FROM GPIO


BLUE TOOTH
Bluetooth Module CN

USB 0	USB
USB 2	USB
USB 4	USB
USB 6	EXPRESS /Do Not OC#
USB 7	BT /Do Not OC#






To I/O board connector
(power)


Check with io board



ASUS		Project Name	S6F
ASUSTek COMPUTER INC		Engineer:	MICHAEL WANG
Size	Custom	Title :	SMALL BOARD CON.
Date:	Wednesday, January 18, 2006	Sheet	33 of 37
Rev	1.0		







The RSMRST#_RSM must transition from 20% signal level to 80% signal level and vice-versa in 50 us or less.



		Project Name	S6F
ASUSTek COMPUTER INC		Engineer:	<i>Eric Fang</i>
Size	Title :		Rev
Custom	Audio DJ		1.0
Date:	Wednesday, January 18, 2006	Sheet	35 of 37

TESTBI/BADD PIN LPC ADDRESS SELETTE High 4h h, LOW 2h h.
 TEST PIN For normal operation, connect TESTI to GND.
 PP PIN is connected to VDD, some special commands are enabled.





Release S6F R1.0 on AUG, 2005


S6F R1.1




short pad footprint:
shortpin_sl




1. Delete assistance power led(for power on led delay), delete D49 D48 Q81 Q80 R591-R593 C496 and U92B in Page 36, and delete net PWRON_LED#.
2. Delete AUDIO DJ FUNCTION, delete D14 in page 34 and delete all coomponents in page 35.
Delete net SWDJ_EN#, PWR_DJ_ON#, DJ_SCAN AND DJ_SW_BTN#.
3. In page 4, to mount R16 56 Ohm for "can not boo tissue".
4. In page 16. modify LCD discharge circuit, replacemmet of diode by 2N7002, and we swap LCD con. pin defined for ME rotation CON 1.
5. In page 22, for +3VALWAYS leakage to +5V, we delete Q12, Q13, R299 and R300. And R297 pull high to +5VSUS.
6. In page 25, R599 pull high to +3Vs for lan con not wake-up from S3
7. In page 27, we replacemant of G5250 by G5251, u80 u81.
8. In page 31, we delete RN49 and RN50, add R124&R125.WIRE-OR IDE_PDIAG# AND IDE_SDIAG# ,WIRE-OR HDD_DASP# AND CDROM_DASP#, FOR HDD AND CD CAN NOT WORK AT THE SAME TIME.
9. In page 33, conl3 connector changed 6pin for 15pin for remove audio DJ.
10. In page 34, add R126 and pull high +3VALWAYS_P for PWR_BTN# can not work stable.
11. In page 20&36, X2&X6 07G010313271 CM519 32.768000KDZFTR instead of ORIGINAL.(x6 OPTION)
12. Added Debug circuit for Express debug card.
13. In page 25, audio codce changed RTL660 for ADI 1986 .
14. In page 18, Added R1801 for MINICARD CLK_REQ .

S6F R2.0

15. In Page 24, Q14 changed to 2N7002, and correct the route batsel_2p# throught Q14(nand get)to U77.35.(Not barsel_3s# to U77.37. U77.37 need pull down resistor R2402(1M Ohm)
16. In page 24, for S3 resume issue, reserve a BT ON route from EC(U77.22) and R3301 R3302.
(added R3301 R3302 and net BT_on from EC)
17. In page 32&24, for deleted TP_led function, we deleted Q14B.refer item 15.
18. In page 12, added c1201 and c1202 on +1.8V.
19. In page34, reset circuit modify, R395 and C355 close to U89 and added D3401 to avoid restart itself after push reset botton.
20. In page36, added Q3601 to replease R608 to avoid +3Va(susclock) leakage to +3V.
21. In page 19&33, deleted debug citcuit of PCIE, delete ic1901, c1901 and s13301
22. In page 26, LAN connector change ner part, and added R2601 R2602 for EMI
23. In page 37, DC_IN CON changed new part
24. In page 32, added R3201 pull low CHG_LED_UP to avoid indetermination state.
25. Update new foorprint of JP and short pad for GA process.
26. In page 32, internal speaker route replacemant of PIN 39&41 by Pin 35&36 to avoid non-pcbeep to speaker.
27. In page 16,added C1601 for EMI
- 28, C163 change Net into LCD_+3VS
- 29, N19145985 reserve 1pcs cap.









PROJECT: S6F

REVISION: 2.0
 DATE: Wednesday, January 18, 2006
 SHEET: 52 OF 63

DESCRIPTION: S6F

SCHEMATIC FILE NAME: 1.05VS & 1.5VS
 RELEASE DATE:

DESIGN ENGINEER:



PROJECT: S6F


REVISION	DATE: Wednesday, January 18, 2006
2.0	SHEET 53 OF 63

DESCRIPTION: S6F


SCHEMATIC FILE NAME :	1.8V & 0.9VS
RELEASE DATE :	

DESIGN ENGINEER :


DDR-->VTT



+3VAO



+2.5VS




PROJECT: S6F


REVISION: 2.0
 DATE: Wednesday, January 18, 2006
 SHEET: 54 OF 63

DESCRIPTION: S6F




SCHEMATIC FILE NAME: Oterh Power
 RELEASE DATE:

DESIGN ENGINEER:

 PROJECT: S6F	REVISION	DATE: Wednesday, January 18, 2006	DESCRIPTION:	SCHEMATIC FILE NAME :	DESIGN ENGINEER :
	2.0	SHEET 55 OF 63	S6F	VGA CORE	


 PROJECT: S6F	REVISION 2.0	DATE: Wednesday, January 18, 2006 SHEET 56 OF 63	DESCRIPTION: S6F	SCHEMATIC FILE NAME : RELEASE DATE :	VGA RAM	DESIGN ENGINEER :

POWER PATH & BAT_LEARN





LDO : 5.4V
 REF : 4.2235V
 Adapter In(max) = [0.075V/Rsense(ADN)]*(VCLSVREF)
 VCLSV = 2.985V
 => In(max) = 5.44A
 => Constant Power = 19 * 2.44 = 48.36W
 => R541=20K, R546=42.2K
 Charge Current Ichg = [0.075V/Rsense(CHG)]*(VICTL/2.6V)
 Rsense(CHG)=0.025 ohm
 VICTL=2.9V => Ichg = 2.5A
 VICTL=1.68V => Ichg = 1.4A
 Vbat = Cell * (Vref / (VICTL - 1.8V) / 9.52)
 VICTL = 1.68V
 => Vbat = 4.2V
 Mode pin : Vmode = 2.8V (pin to LDO pin) ----> 4 Cells
 2.9 = Vmode = 1.4V (R546) ----> 3 Cells
 0.9 = Vmode (pin to GND) ----> Learning mode
 VICTL = 0.8V or DCIN < TV ----> Charger Disable


AC_N Threshold 2.048Vmax AD_DOCK_IN
 => 17.48V active
 Adapter In(max) = [0.075V/Rsense(ADN)]*(VCLSVREF)
 Rsense(ADN)=0.02 ohm
 VCLSV = 3.60V
 => In(max) = 2.7A
 => Constant Power = 19 * 3.27 = 62.13W
 => R541=20K, R546=137K




PIC16C54C




BATTERY IN DETECT



ADAPTER IN DETECT




+5VLCM, +5VCHG & +2.5VREF




BATTERY A/D_SD# (OVP)

10,



POWER GOOD DETECTOR



PROJECT: S6F

REVISION
2.0



DATE: Wednesday, January 18, 2006
SHEET 60 OF 63

DESCRIPTION:
S6F



SCHEMATIC FILE NAME : BATLOW/SD#
RELEASE DATE :


DESIGN ENGINEER :

SUSC#_PWR POWER



SUSB#_PWR POWER





FOR POWER TEST

