


T12F Block Diagram



<Variant Name>



Title : **BLOCK DIAGRAM**

ASUSTeK COMPUTER INC

Engineer: **Leon and George**Size
CustomProject Name
T12FRev
2.0Date: **Saturday, May 27, 2006**


Sheet 1 of 61

6 H_A#16..31
6 H_REQ#4..0
6 H_A#31..17



Layout Note:
Comp0.2 connect with Z0=27.4 ohm,
make trace length shorter than 0.5".
Comp1.3 connect with Z0=54.9 ohm,
make trace length shorter than 0.5".
Comp3.0 at least 25 mils away from
any other toggling signal.
27.4 ohm connects with an ~18mil
wide trace to comp0.
54.9 ohm connect with 5mil-wide
to comp1




68 ± 5% pull-up to Vcc1_05
If PROCHOT# is not used, then it must be terminated with a
56 pull-up resistor to VCCP.
If PROCHOT# is routed between CPU, IMVP and MCH,
pull-up resistor has to be 75 Ohm ± 5%



<Variant Name>


ASUS		Title : YONAH CPU (1)	
ASUSTek COMPUTER INC		Engineer: Leon and George	
Size	Project Name		Rev
Custom	T12F		
Date: Friday, May 26, 2006	Sheet 2 of 61		

YUNAH FSB667			
	Min	Typ	Max
VCCP	0.997V	1.05V	1.102V
	Min	Typ	Max
ICCP			2.5A






Layout Note:
VCVSSENSE/VSSSENSE lines between the CPU and the VR should have a trace width of 18 mils on 7 mils spacing, with trace impedance of $Z_0 \approx 27.4 \text{ Ohm}$.
The VCCSENSE/VSSSENSE should be length matched to within 25 mils.
These resistors should be placed within 2 inch of the CPU.

+VCCP_AGTU



GND

+VCCP_AGTL+  +VCCP_AGTL+ 2,3,6,9
+3VS  +3VS 4,7,9,11,12,13,14,15,19,20,21,22,23,25,26,27,28,29,30,31,32,33,37,39,40,42,43,50,52,60,61




```

FREQ#3
0=PCIEX 6/0 Not Controlled
1=PCIEX 6/0 Controlled

FREQ#2
0=PCIEX 8/1 Not Controlled
1=PCIEX 8/1 Controlled

FREQ#3
0=PCIEX 4/2 Not Controlled
1=PCIEX 4/2 Controlled

CLK
560
JKOhm

CLK_EN# 50

FREQ#4
0=PCIEX 7/5/3 Not Controlled
1=PCIEX 7/5/3 Controlled

```

		Title : <u>CLOCK GEN</u>	
ASUSTeK COMPUTER INC		Engineer: <u>Leon and George</u>	
Size <u>Custom</u>	Project Name T12F	Rev	
Date: <u>Fri May 26, 2006</u>		Sheet	5 of 61

```
ITP_EN/PCICLK_F0:
1-->CPU_ITP pair
```


Internal Pull-Down Resistor




Engineer: *Leon and George*

T12E

	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100
--	---	---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	-----



DDR SYSTEM MEMORY A



DDR SYSTEM MEMORY B

<Variant Name>

ASUS		Title : Calistoga DDR2 (3)	
ASUSTeK COMPUTER INC		Engineer: Leon and George	
Size	Project Name	Rev	
A3	T12F		
Date: Friday, May 26, 2006	Sheet	8	of 61

Layout Note:
Place filter components close to GMCH

Layout Note:
Caps should be on Top layer

+1.5VS_PCIE
1500 mA

GMCH VCORE

+1.05VS
3500 mA

VCCD_LVDS 20 mA
Pin A28 B28 C28

VCCD_TVDAC 50 mA
Pin D21

VCCD_QTVDAC 50 mA
Pin H19 C28

Layout Note:
These Caps should be within 250 mils of edge of GMCH

Layout Note:
0.1uF caps in 1.5VS_xPLL need to be located as edge caps within 200 mils.

Layout Note:
These 0.1uF caps should be placed within 200 mils of edge

POWER

+VCCP_AGTL+
+VCCP_GMCH
+1.5VS_PCIE 7
+3VS 4,5,7,11,12,13,14,15,19,20,21,22,23,25,26,27,28,29,30,31,32,33,37,39,40,42,43
+2.5VS 37,54
+1.5VS 10,20,25,26,37,52

Layout Note:
Place on the edge

800 mA


Layout Note:
Place in cavity

Total Power Consumption 120 mA


Layout Note:
These Caps used in +3VS_TVDACx should be within 250 mils of edge of GMCH

~Variant Names~


NOTE: 0.1UF CAPS USED IN +1.5VS, +3.3VS
+2.5VS should be placed within 200 mils of edge.




CFG5 : DMI X2 Select
 LOW = DMI X 2
HIGH = DMI X 4 (Default)




CFG7 : CPU STRAP
 LOW = Reserved
HIGH = Mobility CPU (Default)




CFG9 : PCIE GRAPHIC LANE
 LOW = REVERSE LANES
HIGH = NORMAL OPERATION (Default)




CFG11 : Reserved but need to be pull low



CFG16 : FSB DYNAMIC ODT
 LOW = Dynamic ODT Disabled
HIGH = Dynamic ODT Enabled (Default)



CFG18 : GMCH Core Voltage Level
 LOW = 1.05V
HIGH = 1.5V (default)




CFG19 : DMI LANE REVERSAL
LOW = NORMAL
 HIGH = LANES REVERSED

CFG[17..3] have internal pullup resistors.
 CFG[19..18] have internal pulldown resistors.
 SDVOCRTL_DATA has internal pulldown resistors.

CFG All are sampled with respect to the leading edge of the GMCH PWROK

2:0	FSB Freq select	001 = FSB533 011 = FSB667
4:3		
5	DMI X 2 Select	0 = DMI X 2 1 = DMI X 4 (Default)
6		
7	CPU Strap	0 = Reserved 1 = Mobile (Default)
8		
9	PCIE Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal (Default)
11:10		
13:12	XOR/ALLZ	00 = Partial Clock Gating Disable 01 = XOR Mode Enabled 10 = All-Z Mode Enabled 11 = Normal operation (Default)
15:14		
16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
17		
SDVO_C TRLDATA	SDVO Present	0 = No SDVO Card Present (Default) 1 = SDVO Card Present
18	VCC select	0 = 1.05V (Default) 1 = 1.5V
19	DMI Lane Reversal	0 = Normal (Default) 1 = Reverse Lanes
20	SDVO/PCIE concurrent	0 = Only SDVO or PCIE x1 is operational(Default) 1 = SDVO and PCIE x1 are operating simultaneously via the PEG port




<Variant Name>

ASUS		Title : Calistoga Strapping	
ASUSTeK COMPUTER INC		Engineer: Leon and George	
Size	Project Name		Rev
Custom	T12F		
Date: Friday, May 26, 2006		Sheet	11 of 61


3~3.6V
Full Active: 410 mA(Max. 500 mA)
3~3.6V
S0-S1 M: 410 mA(Max. 500 mA)

LCD Panel Power

SI3865: US\$0.22




LCD LVDS Interface



LCD Backlight Control


BIOS
LCD_BACKOFF#
When user push "Fn+F7" button
BIOS active this pin to turn On/Off backlight
EC
INVTER_DA:
EC output D/A signal (adjust voltage level) to
adjust backlight

*Inverter Board
built in 14.1W
LCD Panel*



INVERTER Interface

USB4
For
CMOS
Camera




<Variant Name>


ASUS		Title : LVDS & INVERTER	
ASUSTeK COMPUTER INC		Engineer: Leon and George	
Size: A3	Project Name: T12F	Rev	
Date: Friday, May 26, 2006	Sheet 12	of 61	

700V rms@5 mA rms
(Min. 3 mA rms)6 mA
rms(Max. 6.5 mA
rms)



TV OUT



CRT OUT



<Variant Name>



<Variant Name>



Engineer: *Leon and George*

ASUSTeK COMPUTER INC.

Size	Project Name
Custom	T12F

Date: Friday, May 26, 2006

Sheet 14 of 61

+0.9VS



1	560hm	16	RN1602A	M_CKE2
2	560hm	15	RN1602B	M_CKE3
3	560hm	14	RN1602C	M_B_BS2
4	560hm	13	RN1602D	M_B_A9
5	560hm	12	RN1602E	M_B_A12
6	560hm	11	RN1602F	M_B_A8
7	560hm	10	RN1602G	M_B_A11
8	560hm	9	RN1602H	M_B_A6
1	560hm	16	RN1603A	M_B_A7
2	560hm	15	RN1603B	M_B_A5
3	560hm	14	RN1603C	M_B_A3
4	560hm	13	RN1603D	M_B_A4
5	560hm	12	RN1603E	M_B_A2
6	560hm	11	RN1603F	M_B_A1
7	560hm	10	RN1603G	M_B_A0
8	560hm	9	RN1603H	M_B_WE#
1	560hm	16	RN1604A	M_B_BS1
2	560hm	15	RN1604B	M_B_A10
3	560hm	14	RN1604C	M_B_RAS#
4	560hm	13	RN1604D	M_B_BS0
5	560hm	12	RN1604E	M_B_A13
6	560hm	11	RN1604F	M_B_CAS#
7	560hm	10	RN1604G	M_ODT2
8	560hm	9	RN1604H	M_CS#2
1	560hm	2	RN1605A	M_CS#3
3	560hm	4	RN1605B	
5	560hm	6	RN1605C	
7	560hm	8	RN1605D	M_ODT3
1	560hm	16	RN1606A	M_A_A12
2	560hm	15	RN1606B	M_A_BS2
3	560hm	14	RN1606C	M_A_A11
4	560hm	13	RN1606D	M_A_A7
5	560hm	12	RN1606E	M_A_A6
6	560hm	11	RN1606F	M_CKE1
7	560hm	10	RN1606G	M_CKE0
8	560hm	9	RN1606H	M_A_A9
1	560hm	16	RN1607A	
2	560hm	15	RN1607B	M_A_A5
3	560hm	14	RN1607C	M_A_A4
4	560hm	13	RN1607D	M_A_A3
5	560hm	12	RN1607E	M_A_A0
6	560hm	11	RN1607F	M_A_A2
7	560hm	10	RN1607G	M_A_A8
8	560hm	9	RN1607H	
1	560hm	16	RN1608A	M_A_A10
2	560hm	15	RN1608B	M_A_BS1
3	560hm	14	RN1608C	M_A_RAS#
4	560hm	13	RN1608D	M_A_BS0
5	560hm	12	RN1608E	M_A_A1
6	560hm	11	RN1608F	M_A_A13
7	560hm	10	RN1608G	M_A_CAS#
8	560hm	9	RN1608H	M_A_WE#
1	560hm	2	RN1609A	M_ODT0
3	560hm	4	RN1609B	M_CS#0
5	560hm	6	RN1609C	M_CS#1
7	560hm	8	RN1609D	M_ODT1

M_A_A[0..13] 8,14
M_A_BS[0..2] 8,14
M_A_CAS# 8,14
M_A_RAS# 8,14
M_A_WE# 8,14

M_B_A[0..13] 8,15
M_B_BS[0..2] 8,15
M_B_CAS# 8,15
M_B_RAS# 8,15
M_B_WE# 8,15











M_CS#[0..3] 7,14,15
M_ODT[0..3] 7,14,15
M_CKE[0..3] 7,14,15

M_VREF_MCH
+0.9VS
M_VREF_MCH 7,14,15
+0.9VS 37,53




<Variant Name>

ASUS		Title : DDR2 TERM	
ASUSTeK COMPUTER INC		Engineer: Leon and George	
Size A4	Project Name T12F		Rev
Date: Friday, May 26, 2006		Sheet 16 of 61	





ACZ_SDOUT	PWROK rising	TP3 pull low: allow entrance to XOR Chain testing TP3 not pull low: sets bit 1 of RPC.PC	PD
ACZ_SYNC	PWROK rising	sets bit 0 of RPC.PC	PD
EE_CS		should not be pulled high	PD
EE_DOUT		should not be pulled low	PU
GNT2#		should not be pulled low	PU
GNT3#	PWROK rising	low: "top-block swap" mode	PU
GNT5#/GPIO17# GNT4#/GPIO48	PWROK rising	GNT5# GNT4# 0 1 SPI 1 0 PCI 1 1 LPC	PU

GPIO16 /DPRST#		should not be pulled high	PD
GPIO25	RSRST# rising	should not be pulled low	PU
INTVRMEN	ALWAYS	high: Enable integrated VccSus1_05 VRM	
LINKALERT#		REQUIRE an external pull-up R	Need
REQ[4:1]#	PWROK rising		PU
SATALED#		should not be pulled low	Conditional
SPKR	PWROK rising	high: "No reboot" mode	PD
TP3	PWROK rising	should not be pulled low unless using XOR Chain testing	PU

**Title : ICH7-M (1/4)**
ASUSTek COMPUTER INC
Size Project Name
Custom **T12F**
Date: Friday, May 28, 2006
Sheet 17 of 61


Engineer: **Leon and George**

Device	IDSEL#	REQ#/GNT#	Interrupts
CardBus	AD17	REQ1#/GNT1#	B, C, D
LAN	AD23	REQ2#/GNT2#	A




Port 0	CON3602
Port 1	CON3603
Port 2	CON3601
Port 3	CON3601
Port 4	CMOS Camara
Port 5	BlueTooth
Port 6	NewCard
Port 7	FingerPrint

ASUS®		Title : ICH7-M (2/4)	
ASUSTeK COMPUTER INC		Engineer: Leon and George	
Size	Project Name		Rev
Custom	T12F		
Date: Tuesday, May 30, 2006	Sheet	18 of	61




$FH = 2.26KHz$




<Variant Name>


ASUS		Title : MIC Pre-AMP	
ASUSTeK COMPUTER INC		Engineer: <i>Leon and George</i>	
Size	Project Name	Rev	
A4	T12F		
Date: Friday, May 26, 2006		Sheet	23 of 61






ISA ROM




<Variant Name>


		Title : ISA ROM	
ASUSTeK COMPUTER INC		Engineer: Leon and George	
Size	Project Name	Rev	
A4	T12F		
Date: Friday, May 26, 2006		Sheet	24 of 61




!! ExpressCard Standard 1.0:
Change Pin7 from RESERVED to SMBCLK
Change Pin8 from SMBCLK to SMBDATA
Change Pin9 from SMBDATA to +1.5V





<Variant Name>

		Title : NEWCARD	
ASUSTeK COMPUTER INC. NB1		Engineer: <i>Leon and George</i>	
Size	Project Name		Rev
Custom	T12F		
Date: Friday, May 26, 2006		Sheet 25 of 61	



MINI PCIEX CONNECTOR




FOR DEDUG CARD USED



For Bluetooth






WLAN/BT ON/OFF Control



<Variant Name>



ASUS		Title : Blue Tooth	
ASUSTeK COMPUTER INC		Engineer: Leon and George	
Size	Project Name	Rev	
Custom	T12F		
Date: Friday, May 26, 2006	Sheet 27 of 61		



SATA HDD

PATA HDD



CD-ROM



<Variant Name>

TYPE JP UK US
KID0 H H L
KID1 L H L

Follow Z94 Keyboard



ASUS Logo

Title : EC IT8510TE

Engineer: Leon and George

ASUSTek COMPUTER INC

Size: A3 Project Name: T12F


Date: Tuesday, May 30, 2006 Sheet 29 of 61

EC Hardware Strap



Strap value sampled after
VSTBY power up reset

EC ADC

Battery



Adaptor

PNPCFG base address set by
SWCBAHR/SWCBALR**BADDR[1:0]**

No pull up:

The register pair to access PNPCFG is
002Eh and 002Fh.


Ext 10K up on BADDR0:

The register pair to access PNPCFG is
004Eh and 004Fh.

Ext 10K up on BADDR1:

The register pair to access PNPCFG is
determined by EC domain registers
SWCBALR and SWCBAHR.

Share Memory


**SHBM**

No pull up: Disable shared memory
with host BIOS
Ext 10K up: Enable shared memory
with host BIOS


PPEN

No pull up: Normal
Ext 10K up: KBS interface pins are switched
to parallel port interface for
in-system programming.


Touchpad

**HDD LED**


CHARGE LED



POWER LED




WLAN LED





R1.2

Touchpad I/F




<Variant Name>

ASUS		Title : EC IT8510TE(2/2)	
ASUSTeK COMPUTER INC		Engineer: Leon and George	
Size	Project Name	Rev	
A3	T12F		
Date: Friday, May 26, 2006	Sheet 30 of 61		



<Variant Name>

ASUS		Title : CARD1394-R5C832(1)	
ASUSTeK COMPUTER INC. NB1		Engineer: Leon and George	
Size	Project Name	Rev	
Custom	T12F		
Date: Friday, May 26, 2006	Sheet 31 of 61		



<Variant Name>

ASUS		Title : CARD1394-R5C832(2)	
ASUSTeK COMPUTER INC. NB1		Engineer: Leon and George	
Size	Project Name	Rev	
Custom	T12F		
Date: Friday, May 26, 2006	Sheet 32 of 61		

www.bufanxiu.com

Card Detect Table

	MDIO00	MDIO01
XD	Low	Low
SD	Low	High
MS	High	Low

Name	Drive	Name	Drive
MDIO00	I - PU	MDIO10	I/O - PU
MDIO01	I - PU	MDIO11	I/O - PU
MDIO02	O - PU	MDIO12	I/O - PU
MDIO03	I - PU	MDIO13	I/O - PU
MDIO04	O - 3V	MDIO14	I/O - PU
MDIO05	O - 3V	MDIO15	I/O - PU
MDIO06	O - 3V	MDIO16	I/O - PU
MDIO07	I - 3V	MDIO17	I/O - PU
MDIO08	I/O - PU	MDIO18	I/O - PU
MDIO09	I/O - PU	MDIO19	I/O - PU

For Memory Stick Duo Adaptor shielding ground issue

For Memory Stick Duo Adaptor shielding ground issue

For Memory Stick Duo Adaptor shielding ground issue


For Memory Stick Duo Adaptor shielding ground issue


For Memory Stick Duo Adaptor shielding ground issue

For Memory Stick Duo Adaptor shielding ground issue






For Memory Stick Duo Adaptor shielding ground issue

For Memory Stick Duo Adaptor shielding ground issue

[illegible]





LAN PORT




R1.1


MDC CONNECTOR



<Variant Name>

ASUS		Title : RJ11/45 & MDC	
ASUSTeK COMPUTER INC		Engineer: Leon and George	
Size	Project Name	Rev	
Custom	T12F		
Date: Friday, May 26, 2006	Sheet	35 of 61	






<Variant Name>

ASUS		Title : Discharge Circuit	
ASUSTeK COMPUTER INC		Engineer: Leon and George	
Size	Project Name		Rev
A4	T12F		
Date: Friday, May 26, 2006		Sheet	37 of 61


Main Board SW & LED

www.bufanxiu.com


RF LED




Power Switch




RF/Touchpad Disable




POWER LED




Power 4 Gear LED




Power4 Gear




NUMBER LED




CAP LUCK LED




BT




Reset Switch






<Variant Name>

		Title : SW/LED	
ASUSTeK COMPUTER INC		Engineer: Leon and George	
Size B	Project Name T12F		Rev
Date: Friday, May 26, 2006	Sheet	38 of	61



<Variant Name>

		Title : FINGER PRINT	
ASUSTeK COMPUTER INC		Engineer: <i>Leon and George</i>	
Size A	Project Name T12F		Rev
Date: Friday, May 26, 2006		Sheet	39 of 61



<Variant Name>



Title : POWER-ON SEQ.

Engineer: Leon and George

ASUSTeK COMPUTER INC

Size Project Name


A4

T12F



Rev

Date: Friday, May 26, 2006

Sheet 40 of 61


DC Power Jack

12G20001090G



**Without Battery & Pull out Adapter**

<Variant Name>


ASUS		Title : DC/ BATT IN	
ASUSTeK COMPUTER INC		Engineer: Leon and George	
Size A4	Project Name T12F	Rev	
Date: Tuesday, May 30, 2006		Sheet	41 of 61




TPM Module CON




<Variant Name>


		Title : TPM
ASUSTeK COMPUTER INC		Engineer: ~
Size A	Project Name T12F	Rev
Date: Friday, May 26, 2006	Sheet 42 of 61	





CCD1#	CCD2#	
L	L	16bit
OTHER		32bit




ABCDH




F




固定孔



I



G



<Variant Name>

ASUS		Title : SCREW HOLE	
ASUSTeK COMPUTER INC		Engineer: Leon and George	
Size	Project Name		Rev
A4	T12F		
Date: Friday, May 26, 2006		Sheet	45 of 61

R1.1

Page	Action	Reason
5	Add R566,R567,R568,R569 to divide voltage.	Clock GEN output voltage is too high.
17	Add R1733-R1737 (Reserve)	For EMI request
17	Add R1729-R1732	Add MDC feature
22	Change C2222 from 0.1uF to 0.47uF	Delay the HP turn-on timing to avoid noise at the system power on.
22	Add R2233 and L2202 to link the different GND	For EMI request
26	Add CON2603	Only use for debug, it will be deleted before MP
31	Add C3101-C3103	Reduce power rippler of R5C832
31	Add R3103	UDIO5 pull high to disable external EEPROM
35	Add CON3203 and MDC relative circuit	Add MDC feature
38	Change power LED power from +5VS to +5V	Slove LED can't flash in S3


R1.2


Page	Action	Reason
4	Add U402 and relative circuit.	Add hardware thermal protection circuit
12	Change L1204,L1205,C1209,1210	For EMI request
12	Change L1210 to 1k ohm	Reduce leakage current.
13	Change L1304-L1306 to 150nH and C1308 C1310 C1312 change to 10pF	Improve CRT signal
21	All R1.2 modification in this page	Follow ADI recommend vlaue to get Vista logo.
22	All R1.2 modification in this page	Follow ADI recommend vlaue to get Vista logo.
23	All R1.2 modification in this page	Improve microphone quality
30	Add R3022	Reserve RF_LED feature
38	Del Q3005 and link PWR_LED#_R to LED directly	Cost down
41	Add F4101 and JP4101	Reserve, normal use JP4101
43	Add R4314	Reserve, normal no use

R2.0

Page	Action	Reason
21	Add R2111 to pull high	Avoid input pin NC.
36	Modify Q3601 circuit	Solve system will auto turn-on when remove USB HDD with external power.

<Variant Name>

		Title : HISTORY
ASUSTeK COMPUTER INC		Engineer: Leon and George
Size A3	Project Name T12F	Rev
Date: Friday, May 26, 2006	Sheet 46 of 61	



EC GPIO SETTING

Pin	Pin Name	Signal Name	Type	Pin	Pin Name	Signal Name	Type
32	PWM0/GPA0	BRIGHT_PWM		48	GPH0	VSUS_ON	O
33	PWM1/GPA1	FAN_PWM	O	54	GPH1	VSUS_GD#	I
36	PWM2/GPA2	/		55	GPH2	IMVPOK#	I
37	PWM3/GPA3	/		69	GPH3	PM_PWRBTN#	O
38	PWM4/GPA4	CHG_LED_UP#	O	70	GPH4	SUSC_EC#	O
39	PWM5/GPA5	PWR_LED_UP#	O	75	GPH5	SUSB_EC#	O
40	PWM6/GPA6	BATSEL_3S#		76	GPH6	CPU_VRON	O
43	PWM7/GPA7	LCD_BACKOFF#	O	105	GPH7	PM_RSMRST#	O
153	RXD/GPB0	NUM_LED	O	148	GP10	ICHT_PWROK	O
154	TXD/GPB1	CAP_LED	O	149	GP11	WATCH_DOG#	O
162	GPB2	SCRL_LED	O	152	GP12	/	
163	SMCLK0/GPB3	SMCLK_BAT	I/O	155	GP13	CHG_EN#	O
164	SMDAT0/GPB4	SMDATA_BAT	I/O	156	GP14	PRECHG	O
5	GA20/GPB5	A20GATE	O	168	GP15	BAT_LL#	O
6	KBRST#/GPB6	RC_IN#	O	174	GP16	BAT_LEARN	O
165	GPB7	THRO_CPU	O	8	GPL0	WLAN_ON#	O
				11	GPL1	BT_ON#	O
169	SMCLK1/GPC1	SMB1_CLK	I/O	12	GPL2	RF_OFF_SW#	I
170	SMDAT1/GPC2	SMB1_DAT	I/O	20	GPL3	RF_LED	O
171	GPC3	/		92	CRX	CRX	I/O
172	TMR10/WUI2/GPC4	ACIN_OC#	I				
175	GPC5	OP_SD#	O				
176	TMR11/WUI3/GPC6	BAT_IN_OC#	I				
1	CK32KOUT/GPC7	/	O				
26	R11#/WUI0/GPD0	PM_SUSB#	I				
29	R12#/WUI1/GPD1	PM_SUSC#	I				
30	LPCRST#/WUI4/GPD2	PLT_RST#	I				
31	ECSC#/GPD3	EXT_SC#	O				
41	GPD4	/	I				
42	GIN7/GPD5	/					
62	TACH0/GPD6	FAN0_TACH	I				
63	TACH1/GPD7	/	O				
87	ADC4/GPE0	WLAN_SW#	I				
88	ADC5/GPE1	/	I				
89	ADC6/GPE2	MARATHON#	I				
90	ADC7/GPE3	DISTP_SW#	I				
2	PWRSW/GPE4	PWRSW#_EC	I				
44	WUI5/GPE5	/					
24	LPCPD#/WUI6/GPE6	LID_EC#	I				
25	CLKRUN#/WUI7/GPE7		O				
110	PS2CLK0/GPF0	/					
111	PS2DAT0/GPF1	/					
114	PS2CLK1/GPF2	/	I/O				
115	PS2DAT1/GPF3	/	I/O				
116	PS2CLK2/GPF4	TP_CLK					
117	PS2DAT2/GPF5	TP_DAT					
118	PS2CLK3/GPF6	PWRLMT#					
119	PS2DAT3/GPF7	/	I				
113	FA16/GPG0	FA16					
112	FA17/GPG1	FA17					
104	FA18/GPG2	FA18					
103	FA19/GPG3	/					
3	FA20/GPG4	THRM_CPU#	I				
4	FA21/GPG5	/					
27	LPC80HL/GPG6	PMTHERM#	O				
28	LPC80LL/GPG7	AC_APR_UC#	I				


ICHT-V GPIO SETTING


Pin	Pin Name	Signal Name	Type
AB18	GPIO00/BM_BUSY#	PM_BMBUSY#	I
C8	GPIO01/REQ5#	PCI_REQ#5	I
G8	GPIO02/PIRQE#	PCI_INTE#	I
F7	GPIO03/PIROF#	PCI_INTF#	I
F8	GPIO04/PIROG#	PCI_INTG#	I
G7	GPIO05/PIROH#	PCI_INT#	I
AC21	GPIO06	BT_LED	I/O
AC18	GPIO07	/	I
E21	GPIO08	EXTSMI#	I
E20	GPIO09	SATA_DET#0	I
A20	GPIO10	/	O
B23	SMBALERT#/GPIO11	SMB_ALERT#	I
F19	GPIO12	KBC_SC#	I
E19	GPIO13	/	
R4	GPIO14	/	
E22	GPIO15	WLAN_LED#	I/O
AC22	GPIO16	PM_DPRSPLVR	O
D8	GPIO17/GNT5#	PCI_GNT#5	O
AC20	GPIO18/STP_PC#	STP_PC#	O
AH18	GPIO19/SATA1GP	/	I
AF21	GPIO20/STP_CPU#	STP_CPU#	O
AE19	GPIO21/SATA0GP	/	I
A13	GPIO22/REQ4#	PCI_REQ#4	I
AA5	LDRQ1#/GPIO23	LPC_DRQ#1	I/O
R3	GPIO24	P4G_LED#	
D20	GPIO25	CB_SD#	
A21	GPIO26/EL_RSVD	BT_DET#	
B21	GPIO27/EL_STATE0		I
E23	GPIO28/EL_STATE1		
C3	GPIO29/OC#5	USB_OC_5#	I
A2	GPIO30/OC#6	NEWCARD_OC#	I
B3	GPIO31/OC#7	USB_OC_7#	I
AG18	GPIO32/CLKRUN#	PM_CLKRUN#	O
AC19	GPIO33/AZ_DOCK_EN#	/	O
U2	GPIO34/AZ_DOCK_RST#	/	
AD21	GPIO35	ICH_GPIO35	O
AH19	GPIO36/SATA2GP	/	
AE19	GPIO37/SATA3GP	PCB_ID0	I/O
AD20	GPIO38	PCB_ID1	I
AE20	GPIO39	PCB_ID2	I
A14	GNT4#/GPIO48	PCI_GNT#4	O
AG24	GPIO49/CPUPWRGD	H_PWRGD	O



PCI Device	IDSEL#	REQ/GNT#	Interrupts
10/100 RTL8100CL	AD23	2	A
CARDBUS	AD17	1	B
1394	AD17	1	C
CARD READER	AD17	1	D




PCI-E Device	Bus		
MINI_CARD	PE(T/R)(p/n)2		
NEWCARD	PE(T/R)(p/n)3		


SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
Thermal Sensor	1001100x (98)















+3VAO**+2.5VS**

POWER PATH & BAT_LEARN


- AC_IN_Threshold: $2.048V_{max} A/D_DOCK_IN > 17.44V$ active
 Adapter $I_{in(max)} = [0.075V/R_{sense}(ADn)] \cdot [V_{CLSVREF}]$
 $R_{sense}(ADn) = 0.02\ \Omega$
 $V_{CLSV} = 1.880V$
 $\Rightarrow I_{in(max)} = 3.27A$
 $\Rightarrow Constant Power = 19 \cdot 3.27 = 62.13W$
 $\Rightarrow R5708 = 10K, R5714 = 68.1K$
- Charge Current $I_{chg} = [0.075V/R_{sense}(CHG)] \cdot [VICTL2.6V]$
 $R_{sense}(CHG) = 0.025\ \Omega$
 $VICTL = 3.012V \Rightarrow I_{chg} = 2.51A$
 $VICTL = 1.887V \Rightarrow I_{chg} = 1.4A$
- $V_{batt} = Cell \cdot (V_{ref} - (VICTL - 1.8V) / 9.52)$
 $VICTL = 1.584V$
 $\Rightarrow V_{batt} = 4.2V (4.20188V)$
- Mode pin: $V_{mode} > 2.8V$ (tie to LDO pin) \Rightarrow 4 Cells
 $2.0 > V_{mode} > 1.6V$ (floating) \Rightarrow 3 Cells
 $0.8 > V_{mode}$ (tie to GND) \Rightarrow Learning mode
- $VICTL < 0.8V$ or $DCIN < 7V \Rightarrow$ Charger Disable
- Precharge current = 150mA
 $VICTL_pre_2p = 0.188V \Rightarrow I_{chg} = 167mA$
 $VICTL_pre_1p = 0.179V \Rightarrow I_{chg} = 146mA$




BATTERY IN DETECT



ADAPTER IN DETECT




+5VLCM, +5VCHG & +2.5VREF




25,34,37,40

52,53,54,63



51,53,63



FOR POWER TEST

