




T12R Block Diagram

V2.0




PAGE 5	DISCHARGER CIRCUIT
PAGE 37	Power On Sequence
PAGE 40	DC/BATT IN
PAGE 41	CPU VCORE
PAGE 50	SYSTEM PWR
PAGE 51	BAT & CHARGER
PAGE 57	



12G011204792==>12G04600479A

V1.1 ME




LAYOUT Note:
 Comp0,2 connect with Z0=27.4 ohm, make trace length shorter than 0.5'.
 Comp1,3 connect with Z0=54.9 ohm, make trace length shorter than 0.5'.
 Comp[3:0] at least 25 mils away from any other toggling signal.
 27.4 ohm connects with an -18mil wide trace to comp0.
 54.9 ohm connect with 5mil-wide to comp1

BCLK	FSB	BSEL2	BSEL1	BSEL0
133	533	L	L	H
166	667	L	H	H

12G04600479A

68 ± 5% pull-up to Vcc1_05
 If PROCHOT# is not used, then it must be terminated with a 56 pull-up resistor to VCCP.
 If PROCHOT# is routed between CPU, IMVP and MCH, pull-up resistor has to be 75 Ohm ± 5%



Default Group-optional




ASUS		Title : YONAH CPU (1)
ASUSTek COMPUTER INC		Engineer: MICHAEL WANG
Size	Project Name	Rev
Custom	T12R	2.0
Date:	Wednesday, August 09, 2006	Sheet 2 of 63

Fan Speed Control

+5VS 13,20,22,23,28,29,30,37,38,50,61
 +3VS 5,9,12,13,14,15,17,18,19,20,21,22,23,25,26,28,29,31,32,33,34,37,39,40,42,43,50,52,60,61

KBC will issue a analog (a voltage level) signal.

SW: FAN_DA1 must be low during S3



Route H_THERMDA and H_THERMDC on the same layer

-----OTHER SIGNALS

12 mils

=====GND

10 mils

=====H_THERMDA(10 mils)

10 mils

=====H_THERMDC(10 mils)


10 mils

=====GND

12 mils


-----OTHER SIGNALS

Avoid BPSB,Power



Default Group-optional

ASUS		Title : THER-SENSOR,FAN	
ASUSTek COMPUTER INC		Engineer: MICHAEL WANG	
Size	Project Name	Rev	
Custom	T12R	2.0	
Date: Wednesday, August 09, 2006	Sheet	4	of 63



BCLK	FSB	BSEL2	BSEL1	BSEL0
133	533	L	L	H
166	667	L	H	H

Default Group-optional


ASUS Title: **CLOCK GENERATOR**

Engineer: **MICHAEL WANG**

Size: Custom Project Name: **T12R** Rev: 2.0

Date: Wednesday, August 09, 2006 Sheet: 5 of 63

+1.2VS C 7,9,10,20,37,61
 +1.8VS C 9,10,37,54,61
 +VCCP C 2,5,10,17,19,20,52



P/N: 02G110013300

RC610/RCS15	RC610	RC415
R0608	53.6 (10G21*****)	49.9 (10G21249R914030)
R0604	21 (10G21*****)	24.9 (10G21224R914040)


Default Group-optional

ASUS Title : NBRC415M(HOST)

ASUSTek COMPUTER INC. NB1 Engineer:

Size	Project Name	Rev
Custom	T12R	2.0
Date:	Wednesday, August 09, 2006	Sheet 6 of 63

+1.2VS +1.2VS 6,9,10,20,37,61




Only for 415

RC610/RC515	RC610	RC415
R0704	1.47K (10G21*****)	10K (10G213100213030)
R0701	2K (10G21*****)	100 (10G213100013010)
R0707	562 (10G21*****)	150 (10G213150013030)


Default Group-optional


		Title : NB-945PM(DMI & CFG)	
ASUSTeK COMPUTER INC. NB1		Engineer: MICHAEL WANG	
Size	Project Name	Rev	
Custom	T12R	2.0	
Date: Wednesday, August 09, 2006	Sheet	7	of 63

+1.8V +1.8V 10,14,15,16,37,53





RC610/RC515	RC610	RC415
R07??/R07??	40.2(10G21*****)	1.9(10G213100213030)







+3VS	4,5,12,13,14,15,17,18,19,20,21,22,23,25,26,28,29,31,32,33,34,37,39,40,42,43,50,52,60,61
+1.8VS	6,10,37,54,61
+1.2VS	6,7,10,20,37,61



STRAPS



Default Group-optional


ASUS Title : NB-945PM(DDR2)

ASUSTek COMPUTER INC. NB1 Engineer: MICHAEL WANG


Size	Project Name	Rev
Custom	T12R	2.0


Date: Wednesday, August 09, 2006 Sheet 9 of 63

4.30W
 +1.2VS 6.7,9,20,37,61
 +1.8VS 6.9,37,54,61
 +VCCP 2.5,6,17,19,20,52




A2	VSS2	N15
A9	VSS7	N18
A18	VSS1	N21
A22	VSS3	N27
A26	VSS4	N33
A31	VSS5	N38
A32	VSS6	N44
AA13	VSS8	N50
AA16	VSS9	N56
AA19	VSS10	N62
AA27	VSS11	N68
AA30	VSS12	N74
AA32	VSS13	N80
AA33	VSS14	N86
AB25	VSS18	N92
AD13	VSS19	N98
AC28	VSS20	N104
AC33	VSS21	N110
AD19	VSS22	N116
AD21	VSS23	N122
AD22	VSS24	N128
AD30	VSS25	N134
AE28	VSS26	N140
AE12	VSS27	N146
AE25	VSS28	N152
AE33	VSS29	N158
AG15	VSS30	N164
AG17	VSS31	N170
AG19	VSS32	N176
AG21	VSS33	N182
AK27	VSS34	N188
AH13	VSS35	N194
AH22	VSS36	N200
AH30	VSS37	N206
AK10	VSS38	N212
AK14	VSS39	N218
AK19	VSS40	N224
AK23	VSS41	N230
AK31	VSS42	N236
AK33	VSS43	N242
AN12	VSS44	N248
AN25	VSS45	N254
AN32	VSS46	N260
B23	VSS47	N266
B32	VSS48	N272
B33	VSS49	N278
B35	VSS50	N284
C22	VSS51	N290
C31	VSS52	N296
D20	VSS53	N302
D23	VSS54	N308
D28	VSS55	N314
E29	VSS56	N320
E33	VSS57	N326
E11	VSS58	N332
F15	VSS59	N338
F16	VSS60	N344
G15	VSS61	N350
G17	VSS62	N356
G22	VSS63	N362
G30	VSS64	N368
H21	VSS65	N374
H26	VSS66	N380
I15	VSS67	N386
I28	VSS68	N392
J33	VSS69	N398
K17	VSS70	N404
K21	VSS71	N410
L11	VSS72	N416
L17	VSS73	N422
L19	VSS74	N428
L27	VSS75	N434
L30	VSS76	N440
M11	VSS77	N446
M27	VSS78	N452
VSS79	VSS79	N458
VSS80	VSS80	N464
VSS81	VSS81	N470
VSS82	VSS82	N476
VSS83	VSS83	N482
VSS84	VSS84	N488
VSS85	VSS85	N494
VSS86	VSS86	N500
VSS87	VSS87	N506
VSS88	VSS88	N512
VSS89	VSS89	N518
VSS90	VSS90	N524
VSS91	VSS91	N530
VSS92	VSS92	N536
VSS93	VSS93	N542
VSS94	VSS94	N548
VSS95	VSS95	N554
VSS96	VSS96	N560
VSS97	VSS97	N566
VSS98	VSS98	N572
VSS99	VSS99	N578
VSS100	VSS100	N584
VSS101	VSS101	N590
VSS102	VSS102	N596
VSS103	VSS103	N602
VSS104	VSS104	N608
VSS105	VSS105	N614
VSS106	VSS106	N620
VSS107	VSS107	N626
VSS108	VSS108	N632
VSS109	VSS109	N638
VSS110	VSS110	N644
VSS111	VSS111	N650
VSS112	VSS112	N656
VSS113	VSS113	N662
VSS114	VSS114	N668
VSS115	VSS115	N674
VSS116	VSS116	N680
VSS117	VSS117	N686
VSS118	VSS118	N692
VSS119	VSS119	N698
VSS120	VSS120	N704
VSS121	VSS121	N710
VSS122	VSS122	N716
VSS123	VSS123	N722
VSS124	VSS124	N728
VSS125	VSS125	N734
VSS126	VSS126	N740
VSS127	VSS127	N746
VSS128	VSS128	N752
VSS129	VSS129	N758
VSS130	VSS130	N764
VSS131	VSS131	N770
VSS132	VSS132	N776
VSS133	VSS133	N782
VSS134	VSS134	N788
VSS135	VSS135	N794
VSS136	VSS136	N800
VSS137	VSS137	N806
VSS138	VSS138	N812
VSS139	VSS139	N818
VSS140	VSS140	N824
VSS141	VSS141	N830
VSS142	VSS142	N836
VSS143	VSS143	N842
VSS144	VSS144	N848
VSS145	VSS145	N854
VSS146	VSS146	N860
VSS147	VSS147	N866
VSS148	VSS148	N872
VSS149	VSS149	N878
VSS150	VSS150	N884
VSS151	VSS151	N890
VSS152	VSS152	N896
VSS153	VSS153	N902
VSS154	VSS154	N908
VSS155	VSS155	N914
VSS156	VSS156	N920
VSS157	VSS157	N926
VSS158	VSS158	N932
VSS159	VSS159	N938
VSS160	VSS160	N944
VSS161	VSS161	N950
VSS162	VSS162	N956
VSS163	VSS163	N962
VSS164	VSS164	N968
VSS165	VSS165	N974
VSS166	VSS166	N980
VSS167	VSS167	N986
VSS168	VSS168	N992
VSS169	VSS169	N998
VSS170	VSS170	N1004
VSS171	VSS171	N1010
VSS172	VSS172	N1016
VSS173	VSS173	N1022
VSS174	VSS174	N1028






LCD LVDS Interface




BIOS LCD_BACKOFF# LCD Backlight Control

When user push "Fn+F7" button
BIOS active this pin to turn On/Off backlight




Inverter Board built in 14.1W LCD Panel

INVERTER Interface



700V rms @ 5 mA rms
(Min. 3 mA rms) 6 mA rms (Max. 6.5 mA rms)

USB for CMOS Camera < 1W/5V



JSB P0	CON3603
JSB P1	
JSB P2	BT
JSB P3	NEW CARD
JSB P4	CON3601
JSB P5	CON3601
JSB P6	CON3602
JSB P7	
JSB P8	PC_CAM
JSB P9	FINGER

Default Group-optional

	Project Name	T12R
ASUSTek COMPUTER INC	Engineer:	MICHAEL WANG
Size	Title : LCD CON	
Custom	Date:	Wednesday, August 09, 2006
Sheet	12	of 63





ESD Guard Close to USB Port

+5VS ○ +5VS 4,20,22,23,28,29,30,37,38,50,61
 +3VS ○ +3VS 4,5,9,12,14,15,17,18,19,20,21,22,23,25,26,28,29,31,32,33,34,37,39,40,42,43,50,52,60,61

12G141011076

12G101102152
 =>12G10110215A

TV OUT



Default Group-optional		Project Name	T12R
		Engineer:	MICHAEL WANG
ASUS	COMPUTER INC	Title :	CRT PORT
Size	Custom	Rev	2.0
Date:	Wednesday, August 09, 2006	Sheet	13 of 63


+3VS
+1.8V

4,5,9,12,13,15,17,18,19,20,21,22,23,25,26,28,29,31,32,33,34,37,39,40,42,43,50,52,60,61
8,10,15,16,37,53



FRON

PN:12G02502200E==>12G025022004
V1.1 ME second source

CON1401A



DDR2_DIMM_200P




Default Group-optional

ASUS Title : **DDR2 SO-DIMM1**



ASUSTeK COMPUTER INC. NB1 Engineer: **MICHAEL WANG**

Size	Project Name	Rev
Custom	T12R	2.0
Date:	Wednesday, August 09, 2006	Sheet 14 of 63

+3VS
+1.8V
4,5,9,12,13,14,17,18,19,20,21,22,23,25,26,28,29,31,32,33,34,37,39,40,42,43,50,52,60,61
8,10,14,16,37,53



PN:12G025C2200=>12G025C22004
V2.0 ME






Default Group-optional

		Title : DDR2 SO-DIMM1
ASUSTeK COMPUTER INC. NB1		Engineer: MICHAEL WANG
Size Custom	Project Name T12R	Rev 2.0
Date: Wednesday, August 09, 2006		Sheet 15 of 63

+0.9VS \rightarrow +0.9VS 37.53

8,14,15 M_A_A[17:0]




8,14,15 M_CKE[0:3]

8,14,15 M_CS#[0:3]

8,14,15 M_A_WE#

8,14,15 M_ODT[0:3]

8,14,15 M_A_CAS#




Default Group-optional

Title : DDR2 TERMINATION

ASUSTeK COMPUTER INC. NB1 Engineer: **MICHAEL WANG**

Size	Project Name	Rev
Custom	T12R	2.0
Date: Wednesday, August 09, 2006	Sheet	16 of 63

VCC_SB 18,20
 +VCCP 2,5,6,10,19,20,52
 +3VS 4,5,9,12,13,14,15,18,19,20,21,22,23,25,26,28,29,31,32,33,34,37,39,40,42,43,50,52,60,61
 +3VA 12,29,38,40,54,57,59,63



Mount 0 ohm
(ATI confirmed)

FOLLOW RTC LAYOUT GUIDE ON THIS



Follow T12F


To Power circuits

Default Group-optional


ASUS		Title : SB-ICH7-M(1)
ASUSTek COMPUTER INC. NB1	Engineer: MICHAEL WANG	
Size Custom	Project Name T12R	Rev 2.0
Date: Wednesday, August 09, 2006	Sheet	17 of 63

VCC_SB +3VS
 VCC_SB 17.20
 +3VS 4.5,9,12,13,14,15,17,19,20,21,22,23,25,26,28,29,31,32,33,34,37,39,40,42,43,50,52,60,61





+3VSUS	+3VSUS	6,17,19,23,25,29,34,40,51
+3VS	+3VS	4,5,9,12,13,14,15,17,18,19,21,22,23,25,26,28,29,31,32,33,34,37,39,40,42,43,50,52,60,61
+VCCP	+VCCP	2,5,6,10,17,19,52
AVDD_USB	AVDD_USB	19
VCC_SB	VCC_SB	17,18
+1.2VSUS	+1.2VSUS	52
+5VS	+5VS	4,13,22,23,28,29,30,37,38,50,61





POWER


Default Group-optional

Title : SB-ICH7M(PWR)

ASUSTeK COMPUTER INC. NB1 **Engineer: MICHAEL WANG**

Size	Project Name	Rev
Custom	T12R	2.0
Date:	Wednesday, August 09, 2006	Sheet 20 of 63





Default Group-optional


ASUSTek COMPUTER INC.

MICHAEL WANG/E Rd, Peitou, Taipei, Taiwan, ROC

Title: **AZALIA ALC660**

Size	Document Number	Rev
Custom	T12R	2.0

Date: Wednesday, August 09, 2006 Sheet 22 of 63



CON2501


1	GND1	P_GND3
2	USB_D-	P_GND1
3	USB_D+	
4	CPUSB#	
5	RESERVED1	
6	RESERVED2	
7	SMB_CLK	
8	SMB_DATA	
9	+1.5V_1	
10	+1.5V_2	
11	WAKE#	
12	+3.3VAUX	
13	PERST#	
14	+3.3V_1	
15	+3.3V_2	
16	CLKREQ#	
17	CPPE#	
18	REFCLK-	
19	REFCLK+	
20	GND2	
21	PERI0	
22	PERI0	
23	GND3	
24	PETI0	
25	P_GND2	
26	P_GND4	

CON2502

1	P_GND1
2	P_GND2




CON2503

1	CON3603
2	P1
3	P2
4	BT
5	NEW_CARD
6	CON3601
7	CON3602
8	PC_CAM
9	FINGER_PRINT



NEW CARD SIDE

New card debug function





Reserve to remove PCIE debug function

CLK_NEWCARD_REQ#	00hm	2	RN1901A	CLK_NEWCARD_REQ# N	
PCIE_WAKE#	00hm	4	RN1901B	N/A PCIE_WAKE# N	
SMB_CLK_S	1	00hm	2	RN1902A	N/A SMB_CLK N
SMB_DAT_S	3	00hm	4	RN1902B	N/A SMB_DAT N
				N/A	

Default Group-optional



Project Name: **T12R**
 Engineer: **MICHAEL WANG**
 Title: **New Card**
 Rev: **2.0**
 Date: Wednesday, August 09, 2006 Sheet 25 of 63




+3V  17,25,26,31,35,37,42,43,44,61

For Bluetooth

Bluetooth Module CN






12G17101010L



- USB P0 CON3603
- USB P1
- USB P2 BT
- USB P3 NEW CARD
- USB P4 CON3601
- USB P5 CON3601
- USB P6 CON3602
- USB P7
- USB P8 PC_CAM
- USB P9 FINGER
- PRINT

Default Group-optional



		Title : Blue Tooth	
ASUSTeK COMPUTER INC		Engineer: MICHAEL WANG	
Size Custom	Project Name T12R	Rev 2.0	
Date: Wednesday, August 09, 2006		Sheet	27 of 63




SATA HDD

PATA HDD

CD-ROM







TYPE JP UK US
KID0 H H L
KID1 L H L





Change threshold = 2.9V
tD = 0.69 * 10^-6 CD ps = 6.9 ms

Follow Z94 Keyboard




Layout Note: Close to Switch

ASUS Logo
Title: EC IT8510TE
ASUSTek COMPUTER INC
Size: Project Name
Custom: T12R
Date: Wednesday, August 09, 2006
Sheet: 29 of 63
Engineer: MICHAEL WANG
Rev: 2.0




Touchpad


HDD LED




CHARGE LED



POWER LED












WLAN LED



Default Group-optional

ASUS		Title : EC IT8510TE(2/2)	
ASUSTek COMPUTER INC		Engineer: MICHAEL WANG	
Size	Project Name		Rev
A3	T12R		2.0
Date: Wednesday, August 09, 2006		Sheet	30 of 63






Default Group-optional

ASUS		Title : CARD1394-R5C832(2)	
ASUSTeK COMPUTER INC. NB1		Engineer: MICHAEL WANG	
Size Custom	Project Name T12R	Rev 2.0	
Date: Wednesday, August 09, 2006	Sheet	32	of 63




Name	Drive	Name	Drive
MDIO00	I - PU	MDIO10	I/O - PU
MDIO01	I - PU	MDIO11	I/O - PU
MDIO02	O - PU	MDIO12	I/O - PU
MDIO03	I - PU	MDIO13	I/O - PU
MDIO04	O - 3V	MDIO14	I/O - PU
MDIO05	O - 3V	MDIO15	I/O - PU
MDIO06	O - 3V	MDIO16	I/O - PU
MDIO07	I - 3V	MDIO17	I/O - PU
MDIO08	I/O - PU	MDIO18	I/O - PU
MDIO09	I/O - PU	MDIO19	I/O - PU

MDIO00-->	SD Card Detect	MDIO02-->	xDCCE#
MDIO01-->	MS Card Detect	MDIO05-->	SD Power Control 1 / xDWP
MDIO03-->	SD Write Protect	MDIO06-->	xD/MS/SD LED Control
MDIO04-->	SD Card Power0 Control/MS Power Control	MDIO14-->	xD Data
MDIO08-->	SD Command/MS Bus State	MDIO15-->	xD Data
MDIO09-->	SD Clock/MS Clock	MDIO16-->	xD Data
MDIO10-->	SD Data 0/MS Data 0	MDIO17-->	xD Data
MDIO11-->	SD Data 1/MS Data 1	MDIO18-->	xD CLE
MDIO12-->	SD Data 2/MS Data 2	MDIO19-->	xD ALE
MDIO13-->	SD Data 3/MS Data 3		


SD/MMC/MS/MS-PRO Card Reader Socket




12G340004402



To correct the problem when MS Duo adaptor is in use.



	MDIO00	MDIO01
XD	Low	Low
SD	Low	High
MS	High	Low











+12VS @ 12.37.61
+3VS @ 4.5,9,12,13,14,15,17,18,19,20,21,22,23,25,26,28,29,31,32,34,37,39,40,42,43,50,52,60,61

Default Group-optional

Project Name: **T12R**
 ASUSTek COMPUTER INC Engineer: **MICHAEL WANG**
 Size: Custom Title: **CardReader** Rev: 2.0
 Date: Wednesday, August 09, 2006 Sheet: 33 of 63

+3VSUS 6,17,19,20,23,25,29,40,51

PCI_AD[0..31] 17,31,43





	RTL8100C	
V_12P	2.5AVDD	PIN 12
AVDDL	3.3AVDD	PIN 3/7/20
VDD	3.3VDD	PIN 26/41/56/71/84/94/107
DVDD	2.5VDD	PIN 32/54/78/99

<65mA 3.3V
<25mA 2.5V



Default Group-optional

ASUS		Title : LAN_RTL8100CL	
ASUSTek COMPUTER INC		Engineer: MICHAEL WANG	
Size	Project Name	Rev	
Custom	T12R	2.0	
Date:	Wednesday, August 09, 2006	Sheet	34 of 63

LAN PORT






12G142111120




MDC CONNECTOR






12G17000002B=>12G17100002C




12G161200124



+5V +5V 12,25,30,37,38,44,59,61
 +12V +12V 23,37,54,61






Check all power plan

Default Group-optional


		Title : Discharge Circuit	
ASUSTeK COMPUTER INC		Engineer: MICHAEL WANG	
Size	Project Name	Rev	
Custom	T12R	2.0	
Date: Wednesday, August 09, 2006	Sheet	37	of 63

Main Board SW & LED


RF/Touchpad Disable




RF_TP LED




Power Switch




Power LED




Power4 Gear




Power 4 Gear LED




NUMBER LED




CAP LOCK LED




BT



Reset Switch



Placement LED&SW



Default Group-optional

ASUS		Title :SW/LED	
ASUSTeK COMPUTER INC		Engineer: MICHAEL WANG	
Size	Project Name	Rev	
Custom	T12R	2.0	
Date:	Wednesday, August 09, 2006	Sheet	38 of 63



+3VS  +3VS 4,5,9,12,13,14,15,17,18,19,20,21,22,23,25,26,28,29,31,32,33,34,37,40,42,43,50,52,60,61

FINGER PRINT Reserved



```

USB P0 CON3603
USB P1
USB P2 BT
USB P3 NEW_CARD
USB P4 CON3601
USB P5 CON3601
USB P6 CON3602
USB P7
USB P8 PC_CAM
USB P9 FINGER
PRINT

```



+3VA	○	○	+3VA	12,29,38,54,57,59,63
+3VS	○	○	+3VS	4,5,9,12,13,14,15,17,18,19,20,21,22,23,25,26,28,29,31,32,33,34,37,39,42,43,50,52,60,61
+3VSUS	○	○	+3VSUS	6,17,19,20,23,25,29,34,51




Default Group-optional




ASUS		Title : POWER-ON SEQ.
ASUSTeK COMPUTER INC		Engineer: MICHAEL WANG
Size A4	Project Name T12R	Rev 2.0
Date: Wednesday, August 09, 2006		Sheet 40 of 63

AVD_DOCK_IN ○ AVD_DOCK_IN 57,59
 BAT_CON ○ BAT_CON 57
 AC_BAT_SYS ○ AC_BAT_SYS 12,50,51,52,53,54,57,60

12G145002034=>12G14530103E
 V2.0_ME





12G20001090G



Default Group-optional		Project Name	T12R
		Engineer:	MICHAEL WANG
Size	Custom	Title :	DC IN
Date:	Wednesday, August 09, 2006	Rev	2.0
		Sheet	41 of 63


+3VS ○ ———— +3VS 4,5,9,12,13,14,15,17,18,19,20,21,22,23,25,26,28,29,31,32,33,34,37,39,40,43,50,52,60,61
 +3V ○ ———— +3V 17,25,26,27,31,35,37,43,44,61

TPM Module CON RESERVED



For TPM CONN.

Default Group-optional		Project Name	T12R
		Engineer:	MICHAEL WANG
Size	Custom	Title :	TPM 1.2
Date:	Wednesday, August 09, 2006	Rev	2.0
		Sheet	42 of 63



VCC_3V POWER :
PME#, SPKR_OUT, RI_OUT#
HWSUSP#, GBRST#, IRQn
CCD1#, CCD2#, VS1#, VS2#
TEST, VCC5EN#, VCC3EN#
VPPEN0, VPPEN1, SD/MS/IF

VCCPCI POWER :
PCI_BUS

VCC_SLOT POWER :
CARD_BUS,
AUDIO, CSTSCHG

RICOH R5C841 :
INT A#-> CARDBUS
INT B#-> I394
INT C#-> CARD READER

- MDIO00-> SD Card Detect
- MDIO01-> MS Card Detect
- MDIO02-> XD Card Enable
- MDIO03-> SD Write Protect XD Card Ready/Busy#
- MDIO04-> SD/MS/XD Card Power0 Control
- MDIO05-> XD Card Write Protect
- MDIO06-> SD/MSXD LED
- MDIO07-> SD/MS External Clock
- MDIO08-> SD Command/MS Bus State /XD Card Write Enable
- MDIO09-> SD/MS Clock /XD Card Read Enable
- MDIO10-> SD/MS/XD Data 0
- MDIO11-> SD/MS/XD Data 1
- MDIO12-> SD/MS/XD Data 2
- MDIO13-> SD/MS/XD Data 3
- MDIO14-> XD Data 4
- MDIO15-> XD Data 5
- MDIO16-> XD Data 6
- MDIO17-> XD Data 7
- MDIO18-> XD Card Command Latch
- MDIO19-> XD Card Address Latch

GBRST# POWER SEQ
+3V ==> (GBRST#|CB_HWSUSP#) ==> PCIRST#

HW SUSPEND# POWER SEQ:
SUSPEND : CB_HWSUSP# LO=> PCIRST# LO=> +3VS OFF
RESUME : +3VS ON => PCIRST# HI=> CB_HWSUSP# HI

Default Group-optional


Title : RICOH R5C841
Engineer: MICHAEL WANG

ASUSTek COMPUTER INC
Size Project Name
Custom T12R
Date: Wednesday, August 09, 2006 Sheet 43 of 63

UDIO03 H : Enable SD
UDIO04 H : Enable MS
VPPEN0 H : Enable XD

PCMCIA SOCKET

CCD1#	CCD2#	
L	L	16bit
OTHER		32bit




- CINT#/REQ# 1 T4402
- CSERR#/WAIT# 1 T4403
- CREG#/INPACK# 1 T4404
- CAUDIO/SPKR_IN#/BVD2 1 T4405
- CSTOP#/A20 1 T4406
- CDEVSEL#/A21 1 T4407
- CTRDY#/A22 1 T4408
- CIRDY#/A15 1 T4409
- CSTSCHG#/STSCHG#/BVD1 1 T4401
- CBLOCK#/A19 1 T4410
- CPERR#/A14 1 T4411
- CCLKRUN#/IOIS16# 1 T4412


Default Group-optional

		Title : CARBUS SOCKET
ASUSTek COMPUTER INC		Engineer: MICHAEL WANG
Size	Project Name	Rev
Custom	T12R	2.0
Date: Wednesday, August 09, 2006	Sheet	44 of 63


ABCDH



E





F



固定孔




G




Default Group-optional

		Title : SCREW HOLE	
ASUSTeK COMPUTER INC		Engineer: MICHAEL WANG	
Size	Project Name	Rev	
Custom	T12R	2.0	
Date: Wednesday, August 09, 2006	Sheet	45	of 63



Default Group-optional

		Title : HISTORY	
ASUSTeK COMPUTER INC		Engineer: MICHAEL WANG	
Size	Project Name		Rev
Custom	T12R		2.0
Date: <u>Wednesday, August 09, 2006</u>		Sheet	46 of 63



Power On Sequence

(1) → (14)

EC GPIO SETTING

Pin	Pin Name	Signal Name	Type	Pin	Pin Name	Signal Name	Type
32	PWM0/GPA0	BRIGHT_PWM		48	GPH0	VSUS_ON	0
33	PWM1/GPA1	FAN_PWM	0	54	GPH1	VSUS_GD#	1
36	PWM2/GPA2	/		55	GPH2	IMVPOK#	1
37	PWM3/GPA3	/		69	GPH3	PM_PWRBTN#	0
38	PWM4/GPA4	CHG_LED_UP#	0	70	GPH4	SUSC_EC#	0
39	PWM5/GPA5	PWR_LED_UP#	0	75	GPH5	SUSB_EC#	0
40	PWM6/GPA6	BATSEL_3S#		76	GPH6	CPU_VRON	0
43	PWM7/GPA7	LCD_BACKOFF#	0	105	GPH7	PM_RSMRST#	0
153	RXD/GPB0	NUM_LED	0	148	GPI0	ICHT_PWROK	0
154	TXD/GPB1	CAP_LED	0	149	GPI1	WATCH_DOG#	0
162	GPB2	SCRLED_LED	0	152	GPI2	/	
163	SMCLK0/GPB3	SMCLK_BAT	I/O	155	GPI3	CHG_EN#	0
164	SMDAT0/GPB4	SMDATA_BAT	I/O	156	GPI4	PRECHG	0
5	GA20/GPB5	A20GATE	0	168	GPI5	BAT_LL#	0
6	KBRST7/GPB6	RC_IN#	0	174	GPI6	BAT_LEARN	0
165	GPB7	THRO_CPU	0	8	GPL0	WLAN_ON#	0
169	SMCLK1/GPC1	SMB1_CLK	I/O	11	GPL1	BT_ON#	0
170	SMDAT1/GPC2	SMB1_DAT	I/O	12	GPL2	RF_OFF_SW#	1
171	GPC3	/		20	GPL3	RF_LED	0
172	TMR10/WUI2/GPC4	ACIN_OC#	1	92	CRX	CRX	I/O
175	GPC5	OP_SD#	0				
176	TMR11/WUI3/GPC6	BAT_IN_OC#	1				
1	CK32KOUT/GPC7	/	0				
26	RI1#WUI0/GPD0	PM_SUSB#	1				
29	RI2#WUI1/GPD1	PM_SUSC#	1				
30	LPCRST#WUI4/GPD2	PLT_RST#	1				
31	ECSC#GPD3	EXT_SC#	0				
41	GPD4	/	1				
42	GINT/GPD5	/					
62	TACH0/GPD6	FANO_TACH	1				
63	TACH1/GPD7	/	0				
87	ADC4/GPE0	WLAN_SW#	1				
88	ADC5/GPE1	/	1				
89	ADC6/GPE2	MARATHON#	1				
90	ADC7/GPE3	DISTP_SW#	1				
2	PWRSW/GPE4	PWRSW_EC	1				
44	WUI5/GPE5	/					
24	LPCPD#WUI6/GPE6	LID_EC#	1				
25	CLKRUN#WUI7/GPE7	/	0				
110	PS2CLK0/GPF0	/					
111	PS2DAT0/GPF1	/					
114	PS2CLK1/GPF2	/	I/O				
115	PS2DAT1/GPF3	/	I/O				
116	PS2CLK2/GPF4	TP_CLK					
117	PS2DAT2/GPF5	TP_DAT					
118	PS2CLK3/GPF6	PWRLMT#					
119	PS2DAT3/GPF7	/	1				
113	FA16/GPG0	FA16					
112	FA17/GPG1	FA17					
104	FA18/GPG2	FA18					
103	FA19/GPG3	/					
3	FA20/GPG4	THRM_CPU#	1				
4	FA21/GPG5	/					
27	LPC80HL/GPG6	PMTHERM#	0				
28	LPC80LL/GPG7	AC_APR_UC#	1				

ICH7-M GPIO SETTING

Pin	Pin Name	Signal Name	Type
AB18	GPIO00/BM_BUSY#	PM_BMBUSY#	1
C8	GPIO01/REQ5#	PCI_REQ#5	1
G8	GPIO02/PIRQE#	PCI_INTE#	1
F7	GPIO03/PIRQF#	PCI_INT#	1
F8	GPIO04/PIRQG#	PCI_INT#	1
G7	GPIO05/PIRQH#	PCI_INTH#	1
AC21	GPIO06	BT_LED	I/O
AC18	GPIO07	/	1
E21	GPIO08	EXTSM#	1
E20	GPIO09	SATA_DET#0	1
A20	GPIO10	/	0
B23	SMBALERT#GPIO11	SMB_ALERT#	1
F19	GPIO12	KBC_SC#	1
E19	GPIO13	/	
R4	GPIO14	/	
E22	GPIO15	WLAN_LED#	I/O
AC22	GPIO16	PM DPRSLPVR	0
D8	GPIO17/GNT5#	PCI_GNT#5	0
AC20	GPIO18/STP_PC#	STP_PC#	0
AH18	GPIO19/SATA1GP	/	1
AF21	GPIO20/STP_CPU#	STP_CPU#	0
AE19	GPIO21/SATA0GP	/	1
A13	GPIO22/REQ#	PCI_REQ#4	1
AA5	LDRQ1#GPIO23	LPC_DRQ#1	I/O
R3	GPIO24	P4G_LED#	
D20	GPIO25	CB_SD#	
A21	GPIO26/EL_RSVD	BT_DET#	
B21	GPIO27/EL_STATE0	/	1
E23	GPIO28/EL_STATE1	/	
C3	GPIO29/OC#5	USB_OC_5#	1
A2	GPIO30/OC#6	NEWCARD_OC#	1
B3	GPIO31/OC#7	USB_OC_7#	1
AG18	GPIO32/CLKRUN#	PM_CLKRUN#	0
AC19	GPIO33/AZ_DOCK_EN#	/	0
U2	GPIO34/AZ_DOCK_RST#	/	
AD21	GPIO35	ICH_GPIO35	0
AH19	GPIO36/SATA2GP	/	
AE19	GPIO37/SATA3GP	PCB_ID0	I/O
AD20	GPIO38	PCB_ID1	1
AE20	GPIO39	PCB_ID2	1
A14	GNT4#GPIO48	PCI_GNT#4	0
AG24	GPIO49/CPUPWRGD	H_PWRGD	0

PCI Device	IDSEL#	REQ/GNT#	Interrupts
10/100 RTL8100CL	AD23	2	A
CARDBUS	AD17	1	B
1394	AD17	1	C
CARD READER	AD17	1	D

PCIe Device	Bus
MINI_CARD	PE(T/R)(p/n)2
NEWCARD	PE(T/R)(p/n)3

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010001x (A2)
Thermal Sensor	1001100x (98)

Default Group-optional

		Title : GPIO Setting
ASUSTeK COMPUTER INC		Engineer: MICHAEL WANG
Size Custom	Project Name T12R	Rev 2.0
Date: Wednesday, August 09, 2006	Sheet 48 of 63	

T12R V1.1 History

1. Page 17, del U1702 and R1726 delete PCI_RST# Buffer.
3. Page 18, added R1802
4. Page 43&12, D4301 and L1201改footprint
5. Page 6, delete D1204 and added R601 R609 to avoid can not boot.
- 6 Page 17, Mount R1708, U1703 option changed reset path
7. Page 43, Mount R4302 for R5C841 internal LDO input
8. Page 9, un-mount L906 C914 , these for 610 only
- 9.All PCI clock added 6.8 pF to decrease skew.
- 10.PWM connected to EC and back-light connected to NB
- 11.D1306 D1301 connected to +5VS, let these signal have the same PWR plan. For ESD
- 12.page 19, added BT_DET# to detect BT.
- 13.Page 19, adjust USB OC ping to correspond USB port
- 14.Page 25, modification NEW CARD debug circuit to correspond new debug card
- 15.page 28, we used correctly capacity for customer request.
- 16.page 36, we used LDO with over current protect IC
- 17.page 41, DC in connector add 2nd source.

ME modify


- 1.ODD往板外移0.4mm
- 2
- 3.BATT 往板內移0.23mm
- 4.增加螺絲鎖付記號
- 6.DDR2 added 2nd source
P/N :12G025022004
DDR2 DIMM 200P,1.8V,H:4mm,STD
FOXCONN/AS0A426-N4SN-1
- 7.add led 1 pcs LED3810 and del. SW3807(option)
- 8.連版圖修改

T12R V2.0 Modify History




1. Page 6, R609 replacement 220K by 10K
2. Page 12, RN1203 replacement C.M chock by 00hm for EMI.
3. For DDRII connector(H=4mm) replacement 12G025022004 by original.
4. For DDRII connector(H=9mm) replacement 12G025C22004 by original.
5. For DC IN jack replacement 12G14530103E by original(long core).
6. Page 22, for audio micro phone low quality issue, it need to changed larger cappator 10U (replace 10U with 1U).
7. Page 29, we changed new EC 8511.
8. Page 38, to increase LED brightness, we replace 07G015200485 by original
9. page 30, for EMI request, we added L3010 and L3011 and mount C3002 C3003 and C3006~3010
- 10 Page 35, for EMI requestion, we added 00hm before LAN jack for option CM chock.

Default Group-optional

		Title : HISTORY	
<OrigName>		Engineer:	
Size	Project Name		Rev
Custom	T12R		2.0
Date: Wednesday, August 09, 2006		Sheet	49 of 63






Default Group-optional		ASUS		Title : POWER_VCORE	
<OrigName>		Size		Engineer: Anny	
Project Name		Custom		T12R	
Date: Wednesday, August 09, 2006		Sheet		50 of 63	




Default Group-optional

ASUS		Title : POWER_SYSTEM	
<OrigName>		Engineer: Anny	
Size	Project Name	Rev	
Custom	T12R	2.0	
Date: Wednesday, August 09, 2006	Sheet	51	of 63



Default Group-optional


		Title : POWER_IO_1.2VS & 1.05VS	
<OrigName>		Engineer:	Anny
Size	Project Name		Rev
Custom	T12R		2.0
Date:	Wednesday, August 09, 2006	Sheet	52 of 63




Default Group-optional

		Title : POWER_IO_DDR & VTT	
<OrgName>		Engineer: Anny	
Size	Project Name	Rev	
Custom	T12R	2.0	
Date: Wednesday, August 09, 2006		Sheet	53 of 63


+3VAO




+2.5VS




POWER PATH & BAT_LEARN




- AC_IN Threshold: 2.048Vmax AD_DOCK_IN > 17.44V active
- Adaptor Inhibit = (0.075V/Rsense/ADIN)/(VCLSV/REF)
 - Rsense=ADIN/50mA
 - VCLSV = 3.62V
 - => Inhibit Power = 19 * 3.27 = 62.13W
 - => R5709=15K/50mA=48.1K
- Charge Current Ichg = (0.075V/Rsense/CHG)/(VCTL/0.4V)
 - Rsense(CHG)=0.025 ohm
 - VCTL= 3.012V => Ichg = 2.61A
 - VCTL= 1.687V => Ichg = 1.44A
- Vbat = Cell * (Vbat / (VCTL - 1.8V) / 9.621)
 - VCTL = 1.98V
 - => Vbat = 4.2V (4.20188V)
- Mode pin: Vmode > 2.8V (tie to LDO pin) => 4 Cells
 - 2.0 > Vmode > 1.4V (Booting) => 3 Cells
 - 0.8 > Vmode (tie to GND) => Learning mode
- VCTL= 0.8V or DCIN < 7V => Charger Disable
- Precharge current=150mA
 - VCTL_pre=0m 0.188V => Ichg=107mA
 - VCTL_pre=0m 0.179V => Ichg = 149mA




BATTERY IN DETECT



ADAPTER IN DETECT




+5VLCM, +5VCHG & +2.5VREF




Default Group-optional

		Title : POWER_DETECT	
<OrigName>		Engineer: Anny	
Size	Project Name	Rev	
Custom	T12R	2.0	
Date:	Wednesday, August 09, 2006	Sheet	59 of 63



	8.575V	11.625V
R6023	243Kohm 100213243313030 1%	365Kohm 100213365313010 1%
R6024	100Kohm 100213100323010 0.1%	100Kohm 100213100323010 0.1%

POWER GOOD DETECTOR





- TPC28T PT6003
O_1 VRM_PWRGD
- TPC28T PT6004
O_1 DDR_PWRGD
- TPC28T PT6005
O_1 3V_5V_PWRGD
- TPC28T PT6006
O_1 1.05V_1.2V_PWRGD



Default Group-optional

ASUS		Title : POWER_PROTECT	
<OrigName>		Engineer: Anny	
Size	Project Name	Rev	
Custom	T12R	2.0	
Date: Wednesday, August 09, 2006	Sheet	60	of 63

SUSC#_PWR POWER



SUSB#_PWR POWER



Default Group-optional

ASUS Title : POWER_LOAD SWITCH


Engineer: Anny

Size	Project Name	Rev
Custom	T12R	2.0

Date: Wednesday, August 09, 2006 Sheet 61 of 63

AC_BAT_SYS	AC_BAT_SYS	12,41,50,51,52,53,54,57,60
+3VA	+3VA	12,29,38,40,54,57,59
+5VA	+5VA	9,37,51,54
+5VO	+5VO	51,52,53,61
+3VO	+3VO	51,52,60,61
+3VSUS	+3VSUS	6,17,19,20,23,25,29,34,40,51
+5VSUS	+5VSUS	30,51
+3V	+3V	17,25,26,27,31,35,37,42,43,44,61
+3VS	+3VS	4,5,9,12,13,14,15,17,18,19,20,21,22,23,25,26,28,29,31,32,33,34,37,39,40,42,43,50,52,60,61
+12VSUS	+12VSUS	51,61
+12V	+12V	23,37,54,61
+12VS	+12VS	12,33,37,61
+5V	+5V	12,25,30,36,37,38,44,59,61
+5VS	+5VS	4,13,20,22,23,28,29,30,37,38,50,61
+1.2VO	+1.2VO	52,61
+1.2VSUS	+1.2VSUS	20,52
+1.2VS	+1.2VS	6,7,9,10,20,37,61
+1.8VO	+1.8VO	53,61
+1.8V	+1.8V	8,10,14,15,16,37,53
+VCCP	+VCCP	2,5,6,10,17,19,20,52
+VCCP_AGTL+	+VCCP_AGTL+	2,3
+VCCP_GMCH	+VCCP_GMCH	
+VCCP_ICH	+VCCP_ICH	
+0.9VS	+0.9VS	16,37,53
BAT	BAT	57
+5VCHG	+5VCHG	57,59
+5VLCM	+5VLCM	59,60
+2.5VREF	+2.5VREF	54,59,60
+VCORE	+VCORE	3,50
BAT_CON	BAT_CON	41,57

FOR POWER TEST



R1.1

Item	Before	After	Reason	Owner	Date
R11_0606_5100		Add PD5104	for shutdown application		2006.06.06
R11_0606	PC5100: 0.01uF	PC5100 change to 0.047uF	for EE timing request		2006.06.06
R20_0606_5101		add PR5124	Pull ground to avoid vsus_on is float.		2006.06.06
R11_0606_5200	VSUS_ON_PWR	VSUS_ON			2006.06.06
R11_0609_5700		Add PR5735 to +3VA on CHG_EN# pin	To avoid CHG_EN# pin floating in initial		2006.06.06


R2.0

Item	Before	After	Reason	Owner	Date
R20_0731_6000	0.047uF	3900pF	for EE timing request		2006.07.31
R20_0731_5300	None	VTTR	For DDR Vref		2006.07.31

R2.0

Item	Before	After	Reason	Owner	Date

Default Group-optional




Title : POWER_PIC

Engineer: _____


Size	Project Name	Rev
Custom	NAPA	2.0


Date: Wednesday, August 09, 2006 Sheet 64 of 63

T12Rv Block Diagram V2.0




T12Rg Block Diagram V1.1





Default Group-optional

		Title : POWER_FLOWCHART	
<OrigName>		Engineer: Anny	
Size	Project Name	Rev	
Custom	T12R	2.0	
Date: Wednesday, August 09, 2006	Sheet	87	of 89