


T13F BLOCK DIAGRAM



EC GPIO SETTING

| Pin | Pin Name | Signal Name | Type |
|-----|-------------------|--------------|------|
| 32 | PWM0/GPA0 | N/A | |
| 33 | PWM1/GPA1 | FAN_PWM | |
| 36 | PWM2/GPA2 | N/A | |
| 37 | PWM3/GPA3 | N/A | |
| 38 | PWM4/GPA4 | CHG_LED_UP# | O |
| 39 | PWM5/GPA5 | PWR_LED_UP# | O |
| 40 | PWM6/GPA6 | BATSEL_3S# | O |
| 43 | PWM7/GPA7 | LCD_BACKOFF# | O |
| 153 | RXD/GPB0 | NUM_LED | O |
| 154 | TXD/GPB1 | CAP_LED | O |
| 162 | GPB2 | N/A | O |
| 163 | SMCLK0/GPB3 | SMB0_CLK | I/O |
| 164 | SMDAT0/GPB4 | SMB0_DAT | I/O |
| 5 | GA20/GPB5 | A20GATE | O |
| 6 | KBRST#/GPB6 | RCIN# | O |
| 165 | GPB7 | THRO_CPU | O |
| 47 | CLKOUT/GPC0 | PWRGEAR_LED | O |
| 169 | SMCLK1/GPC1 | SMB1_CLK | I/O |
| 170 | SMDAT1/GPC2 | SMB1_DAT | I/O |
| 171 | GPC3 | CR_DRIVER# | O |
| 172 | TMR10/WUI2/GPC4 | ACIN_OC# | I |
| 175 | GPC5 | OP_SD# | O |
| 176 | TMR11/WUI3/GPC6 | BAT_IN_OC# | I |
| 1 | CK32KOUT/GPC7 | EC_IDE_RST# | O |
| 26 | R11#/WUI0/GPD0 | SUSB# | I |
| 29 | R12#/WUI1/GPD1 | SUSC# | I |
| 30 | LPCRST#/WUI4/GPD2 | PCI_RST# | I |
| 31 | ECSCH#/GPD3 | EXT_SC# | O |
| 41 | GPD4 | CR_POWER# | O |
| 42 | GINT/GPD5 | N/A | |
| 62 | TACH0/GPD6 | FAN0_TACH | I |
| 63 | TACH1/GPD7 | N/A | |
| 87 | ADC4/GPE0 | WLAN_BTN# | I |
| 88 | ADC5/GPE1 | N/A | I |
| 89 | ADC6/GPE2 | MARATHON# | I |
| 90 | ADC7/GPE3 | N/A | |
| 2 | PWRSW/GPE4 | PWR_SW# | I |
| 44 | WUI5/GPE5 | N/A | |
| 24 | LPCPD#/WUI6/GPE6 | LID_EC# | I |
| 25 | CLKRUN#/WUI7/GPE7 | N/A | |
| 110 | PS2CLK0/GPF0 | / | |
| 111 | PS2DAT0/GPF1 | / | |
| 114 | PS2CLK1/GPF2 | / | |
| 115 | PS2DAT1/GPF3 | / | |
| 116 | PS2CLK2/GPF4 | TP_CLK | I/O |
| 117 | PS2DAT2/GPF5 | TP_DAT | I/O |
| 118 | PS2CLK3/GPF6 | PWR_LMT_EC# | I |
| 119 | PS2DAT3/GPF7 | / | I |
| 113 | FA16/GPG0 | FA16 | |
| 112 | FA17/GPG1 | FA17 | |
| 104 | FA18/GPG2 | FA18 | |
| 103 | FA19/GPG3 | / | |
| 3 | FA20/GPG4 | THRM_CPU# | I |
| 4 | FA21/GPG5 | N/A | |
| 27 | LPC80HL/GPG6 | PM_THERM# | O |
| 28 | LPC80LL/GPG7 | AC_APR_UC# | I |

ICH7M_GPIO

| Pin | Pin Name | Signal Name | Type |
|-----|----------|-------------|------|
| 48 | GPH0 | VSUS_ON | O |
| 54 | GPH1 | VSUS_GD# | O |
| 55 | GPH2 | CPUPWR_GD# | O |
| 69 | GPH3 | PM_PWRBTN# | O |
| 70 | GPH4 | SUSC_ON | O |
| 75 | GPH5 | SUSB_ON | O |
| 76 | GPH6 | CPU_VRON | O |
| 105 | GPH7 | PM_RSMRST# | O |
| 148 | GPI0 | ICH7_PWROK | O |
| 149 | GPI1 | WATCH_DOG# | O |
| 152 | GPI2 | N/A | |
| 155 | GPI3 | CHG_EN# | O |
| 156 | GPI4 | PRECHG | O |
| 168 | GPI5 | BAT_LL# | O |
| 174 | GPI6 | BAT_LEARN | O |
| 81 | ADC0 | N/A | |
| 82 | ADC1 | N/A | |
| 83 | ADC2 | N/A | |
| 84 | ADC3 | SYS_TEMP | I |
| 93 | ADC8 | KID0 | |
| 94 | ADC9 | KID1 | |
| 99 | DAC0 | N/A | |
| 100 | DAC1 | N/A | |
| 101 | DAC2 | INVERT_DA | O |
| 102 | DAC3 | BATSEL_2P# | O |

| Pin | Use As | Signal Name | |
|--------------|--------|-------------|---------------|
| GPIO 00 | i | GPI | PM_BMBUSY# |
| GPIO 01 | i | GPI | PCI_REQ#5 |
| GPIO [5:2] | i | GPI | PCI_INT[E:H]# |
| GPIO 06 | i | GPO | BT_LED_EN |
| GPIO 07 | i | GPI | N/A |
| GPIO 08 | i | GPI | EXTSM# |
| GPIO 09 | i | GPI | N/A |
| GPIO 10 | i | GPI | N/A |
| GPIO 11 | i | Native | SMB_ALERT# |
| GPIO 12 | i | GPI | KBC_SC# |
| GPIO 13 | i | GPI | N/A |
| GPIO 14 | i | GPI | N/A |
| GPIO 15 | i | GPO | 802_LED_EN |
| GPIO 16 | O 0 | GPO | PM_DPRSLPVR |
| GPIO 17 | O 1 | GPO | PCI_GNT#5 |
| GPIO 18 | O 1 | GPO | STP_PCI# |
| GPIO 19 | i 1 | GPI | N/A |
| GPIO 20 | O 1 | GPO | STP_CPU# |
| GPIO 21 | i 1 | GPO | N/A |
| GPIO 22 | i 1 | Native | PCI_REQ#4 |
| GPIO 23 | i 1 | Native | N/A |
| GPIO 24 | O 0 | GPO | MSK_PCIRST |
| GPIO 25 | O 1 | GPO | CB_SD# |
| GPIO 26 | O 0 | GPO | BT_ON# |
| GPIO 27 | O 0 | GPO | WLAN_ON# |
| GPIO 28 | O 0 | GPO | MEMROM/YONAH# |
| GPIO 29 | i 0 | Native | USB_OC#5 |
| GPIO 30 | i 0 | Native | USB_OC#6 |
| GPIO 31 | i 0 | Native | USB_OC#7 |
| GPIO 32 | O 1 | GPO | PM_CLKRUN# |
| GPIO 33 | O 1 | GPO | N/A |
| GPIO 34 | O 0 | GPO | CPU_Select |
| GPIO 35 | O 0 | GPO | N/A |
| GPIO 36 | i 0 | GPO | N/A |
| GPIO 37 | i 0 | GPI | PCB_ID0 |
| GPIO 38 | i 0 | GPI | PCB_ID1 |
| GPIO 39 | i 0 | GPI | PCB_ID2 |
| GPIO [40:47] | NA | NA | NA |
| GPIO 48 | Native | PCI_GNT#4 | +3VS |
| GPIO 49 | Native | H_PWRGD | +V CORE |

ICH7M_PCI EXPRESS:

| PCI-E Device | PAIR |
|--------------|------|
| RTL8101E | 1 |
| GOLAN | 2 |
| NEWCARD | 3 |

ICH7M_SMBUS ADDRESS :

| SM-Bus Device | SM-Bus Address |
|--------------------------|-----------------|
| Clock Generator | 1101001x (D2) |
| SO-DIMM 0 | 1010000x (A0) |
| SO-DIMM 1 | 1010001x (A4) |
| Thermal Sensor(MAX6657) | 1001100x (98) |



ICH7M_PCI_DEVICE:

| PCI Device | IDSEL# | REQ/GNT# | Interrupts |
|------------|--------|----------|------------|
| R5C841 | AD17 | 1 | B, D |

<Variant Name>


| | | | |
|---|--------------|-----------|----------------|
|  | | Title : | Schematic data |
| ASUSTek COMPUTER INC | | Engineer: | Marco Chen |
| Size | Project Name | Rev | |
| Custom | T13Fv | 1.11 | |
| Date: Monday, August 28, 2006 | Sheet | 3 | of 63 |

PWM FAN Control




CPU FAN will be forced on:
 1) Thermal Sensor Over-temperature
 2) WATCHDOG asserted by EC

Thermal Sensor




Enable: Turn OFF system
 Slave address: 98h

Close to Pin A24 & A25 of CPU



Place L601, R615, C610, C3413 and D606 near IT8510E


Enable: Turn OFF system
 OPEN Collect




Enable: Turn OFF system
 To EC (Internal Pull Hi)

<Variant Name>



| | | | |
|-------------------------------|--------------|-------------------------------------|---------|
| ASUS | | Title : FAN_CTRL&Thermal | |
| ASUSTek COMPUTER INC | | Engineer: Marco Chen | |
| Size | Project Name | Rev | |
| Custom | T13Fv | 1.11 | |
| Date: Monday, August 28, 2006 | | Sheet | 6 of 63 |



| BCLK | FSB | BSEL2 | BSEL1 | BSEL0 |
|------|-----|-------|-------|-------|
| 133 | 533 | L | L | H |
| 166 | 667 | L | H | H |



PLACE termination close to source IC



Latched Input Select

| / | PIN9 | PIN5 | PIN17 | PIN18 |
|---|------|------|----------|----------|
| * | 0 | X | 27FIX | 27SS |
| | 1 | 0 | 96MSS_T | 96MSS_C |
| | 1 | 1 | PCIEX0_T | PCIEX0_C |

PEREQ#1: PCIE0, PCIE6
 PEREQ#2: PCIE1, PCIE8
 PEREQ#3: PCIE2, PCIE4
 PEREQ#4: PCIE3, PCIE5, PCIE7

| | |
|-------------------------------|---|
| ITP_EN/PCICLK_F0 (PIN8) | 0 = SRC Pair 1 = CPU ITP Pair |
| SELPCIE0_LCD#/PCI_CLK5 (PIN5) | 0 = LCD Clock (96MHz) 1 = PCI Express (100MHz) (D) |
| PCI_CLK2/REQ_SEL (PIN6) | 0 = PCICLK(D) 1 = PEREQ# |
| SELLCD_27#/PCICLK_F1 (PIN9) | 0 = 27MHzSS/27MHzSS# Pair 1 = LCD_CLK Pair (D) |

ICS954310CGLFT
 Int. PU: PIN5, PIN9, PIN32, PIN33, PIN34
 Int. PD: PIN64


ASUS Title : ICS954310
 ASUSTek COMPUTER INC Engineer: Marco Chen

| Size | Project Name | Rev |
|--------|--------------|------|
| Custom | T13Fv | 1.11 |

Date: Monday, August 28, 2006 Sheet 7 of 63


RCOMP

For Calibrating FSB I/O Buffer





SCOMP

For Slew Rate Compensation on the FSB



Voltage Swing

For Providing a Reference Voltage to The FSB RCOMP Circuit




H_D#[0..63] H_D#(0..63) H_A#(3..31) H_A#[3..31]


U801A

| | | |
|--------|------|---------|
| H_D#0 | F1 | H_D#_0 |
| H_D#1 | J1 | H_D#_1 |
| H_D#2 | H1 | H_D#_2 |
| H_D#3 | J6 | H_D#_3 |
| H_D#4 | H3 | H_D#_4 |
| H_D#5 | K2 | H_D#_5 |
| H_D#6 | G1 | H_D#_6 |
| H_D#7 | G2 | H_D#_7 |
| H_D#8 | K9 | H_D#_8 |
| H_D#9 | K1 | H_D#_9 |
| H_D#10 | K7 | H_D#_10 |
| H_D#11 | J8 | H_D#_11 |
| H_D#12 | H4 | H_D#_12 |
| H_D#13 | J3 | H_D#_13 |
| H_D#14 | K11 | H_D#_14 |
| H_D#15 | G4 | H_D#_15 |
| H_D#16 | T10 | H_D#_16 |
| H_D#17 | W11 | H_D#_17 |
| H_D#18 | T3 | H_D#_18 |
| H_D#19 | U2 | H_D#_19 |
| H_D#20 | U9 | H_D#_20 |
| H_D#21 | U11 | H_D#_21 |
| H_D#22 | T11 | H_D#_22 |
| H_D#23 | W9 | H_D#_23 |
| H_D#24 | T1 | H_D#_24 |
| H_D#25 | H | H_D#_25 |
| H_D#26 | T4 | H_D#_26 |
| H_D#27 | W7 | H_D#_27 |
| H_D#28 | U5 | H_D#_28 |
| H_D#29 | T9 | H_D#_29 |
| H_D#30 | W6 | H_D#_30 |
| H_D#31 | J5 | H_D#_31 |
| H_D#32 | AB2 | H_D#_32 |
| H_D#33 | AA9 | H_D#_33 |
| H_D#34 | W4 | H_D#_34 |
| H_D#35 | W3 | H_D#_35 |
| H_D#36 | Y3 | H_D#_36 |
| H_D#37 | V7 | H_D#_37 |
| H_D#38 | W5 | H_D#_38 |
| H_D#39 | Y10 | H_D#_39 |
| H_D#40 | AB8 | H_D#_40 |
| H_D#41 | W2 | H_D#_41 |
| H_D#42 | AA4 | H_D#_42 |
| H_D#43 | AA7 | H_D#_43 |
| H_D#44 | AA2 | H_D#_44 |
| H_D#45 | AA6 | H_D#_45 |
| H_D#46 | AA10 | H_D#_46 |
| H_D#47 | Y8 | H_D#_47 |
| H_D#48 | AA1 | H_D#_48 |
| H_D#49 | AB4 | H_D#_49 |
| H_D#50 | AC3 | H_D#_50 |
| H_D#51 | AB11 | H_D#_51 |
| H_D#52 | AC11 | H_D#_52 |
| H_D#53 | AB3 | H_D#_53 |
| H_D#54 | AC2 | H_D#_54 |
| H_D#55 | AD1 | H_D#_55 |
| H_D#56 | AD9 | H_D#_56 |
| H_D#57 | AC1 | H_D#_57 |
| H_D#58 | AD7 | H_D#_58 |
| H_D#59 | AC6 | H_D#_59 |
| H_D#60 | AB5 | H_D#_60 |
| H_D#61 | AD10 | H_D#_61 |
| H_D#62 | AD4 | H_D#_62 |
| H_D#63 | AC8 | H_D#_63 |

HOST




AGTL+ I/O Voltage Reference



<Variant Name>

| | | | |
|-------------------------------|--------------|------------------------|------|
| ASUS | | Title : Calistoga--CPU | |
| ASUSTeK COMPUTER INC | | Engineer: Marco Chen | |
| Size | Project Name | | Rev |
| Custom | T13Fv | | 1.11 |
| Date: Monday, August 28, 2006 | Sheet 8 | of | 63 |



011=667MHZ
001=533MHZ

Layout Note: Route as short as possible.

PCI-EXPRESS GRAPHICS

VGA

<Variant Name>

ASUS Title : Calistoga-PCIE

ASUSTek COMPUTER INC Engineer: Marco Chen

| | | |
|--------|--------------|------|
| Size | Project Name | Rev |
| Custom | T13Fv | 1.11 |

Date: Monday, August 28, 2006 Sheet 9 of 63

Place C903, C904, C905 near NB

14 M_A_DQ[0..63]

15 M_B_DQ[0..63]

U801D

| | | |
|----------|------|---------|
| M_A_DQ00 | AJ35 | SA_DQ0 |
| M_A_DQ01 | AJ34 | SA_DQ1 |
| M_A_DQ02 | AM31 | SA_DQ2 |
| M_A_DQ03 | AM33 | SA_DQ3 |
| M_A_DQ04 | AK36 | SA_DQ4 |
| M_A_DQ05 | AJ38 | SA_DQ5 |
| M_A_DQ06 | AJ32 | SA_DQ6 |
| M_A_DQ07 | AH31 | SA_DQ7 |
| M_A_DQ08 | AN35 | SA_DQ8 |
| M_A_DQ09 | AP33 | SA_DQ9 |
| M_A_DQ10 | AP31 | SA_DQ10 |
| M_A_DQ11 | AN38 | SA_DQ11 |
| M_A_DQ12 | AM36 | SA_DQ12 |
| M_A_DQ13 | AM34 | SA_DQ13 |
| M_A_DQ14 | AN33 | SA_DQ14 |
| M_A_DQ15 | AK36 | SA_DQ15 |
| M_A_DQ16 | AL27 | SA_DQ16 |
| M_A_DQ17 | AM26 | SA_DQ17 |
| M_A_DQ18 | AN24 | SA_DQ18 |
| M_A_DQ19 | AK28 | SA_DQ19 |
| M_A_DQ20 | AL28 | SA_DQ20 |
| M_A_DQ21 | AM24 | SA_DQ21 |
| M_A_DQ22 | AP28 | SA_DQ22 |
| M_A_DQ23 | AP23 | SA_DQ23 |
| M_A_DQ24 | AL22 | SA_DQ24 |
| M_A_DQ25 | AP21 | SA_DQ25 |
| M_A_DQ26 | AN20 | SA_DQ26 |
| M_A_DQ27 | AL23 | SA_DQ27 |
| M_A_DQ28 | AP24 | SA_DQ28 |
| M_A_DQ29 | AP20 | SA_DQ29 |
| M_A_DQ30 | AT21 | SA_DQ30 |
| M_A_DQ31 | AR12 | SA_DQ31 |
| M_A_DQ32 | AR14 | SA_DQ32 |
| M_A_DQ33 | AP13 | SA_DQ33 |
| M_A_DQ34 | AP12 | SA_DQ34 |
| M_A_DQ35 | AT13 | SA_DQ35 |
| M_A_DQ36 | AT12 | SA_DQ36 |
| M_A_DQ37 | AL14 | SA_DQ37 |
| M_A_DQ38 | AL12 | SA_DQ38 |
| M_A_DQ39 | AK9 | SA_DQ39 |
| M_A_DQ40 | AN7 | SA_DQ40 |
| M_A_DQ41 | AK8 | SA_DQ41 |
| M_A_DQ42 | AK7 | SA_DQ42 |
| M_A_DQ43 | AP9 | SA_DQ43 |
| M_A_DQ44 | AN9 | SA_DQ44 |
| M_A_DQ45 | AT6 | SA_DQ45 |
| M_A_DQ46 | AL5 | SA_DQ46 |
| M_A_DQ47 | AY2 | SA_DQ47 |
| M_A_DQ48 | AW2 | SA_DQ48 |
| M_A_DQ49 | AP1 | SA_DQ49 |
| M_A_DQ50 | AN2 | SA_DQ50 |
| M_A_DQ51 | AV2 | SA_DQ51 |
| M_A_DQ52 | AT3 | SA_DQ52 |
| M_A_DQ53 | AN1 | SA_DQ53 |
| M_A_DQ54 | AL2 | SA_DQ54 |
| M_A_DQ55 | AG7 | SA_DQ55 |
| M_A_DQ56 | AF9 | SA_DQ56 |
| M_A_DQ57 | AG4 | SA_DQ57 |
| M_A_DQ58 | AF6 | SA_DQ58 |
| M_A_DQ59 | AG9 | SA_DQ59 |
| M_A_DQ60 | AH6 | SA_DQ60 |
| M_A_DQ61 | AF4 | SA_DQ61 |
| M_A_DQ62 | AF8 | SA_DQ62 |
| M_A_DQ63 | AF8 | SA_DQ63 |

DDR SYSTEM MEMORY A

| | | |
|--------------|----------------|--------------------|
| SA_BS_0 | AU12 | M_A_BS#0 14,16 |
| SA_BS_1 | AV14 | M_A_BS#1 14,16 |
| SA_BS_2 | BA20 | M_A_BS#2 14,16 |
| SA_CAS# | AY13 | M_A_CAS# 14,16 |
| SA_DM_0 | AJ33 M_A_DM0 | |
| SA_DM_1 | AM35 M_A_DM1 | |
| SA_DM_2 | AL26 M_A_DM2 | |
| SA_DM_3 | AN22 M_A_DM3 | |
| SA_DM_4 | AM14 M_A_DM4 | M_A_DM[0..7] 14 |
| SA_DM_5 | AL9 M_A_DM5 | |
| SA_DM_6 | AR3 M_A_DM6 | |
| SA_DM_7 | AH4 M_A_DM7 | |
| SA_DQS_0 | AK33 M_A_DQS0 | |
| SA_DQS_1 | AT33 M_A_DQS1 | |
| SA_DQS_2 | AN28 M_A_DQS2 | M_A_DQS[0..7] 14 |
| SA_DQS_3 | AM22 M_A_DQS3 | |
| SA_DQS_4 | AN12 M_A_DQS4 | |
| SA_DQS_5 | AN8 M_A_DQS5 | |
| SA_DQS_6 | AP3 M_A_DQS6 | |
| SA_DQS_7 | AG5 M_A_DQS7 | |
| SA_DQS#_0 | AK32 M_A_DQS#0 | |
| SA_DQS#_1 | AN27 M_A_DQS#1 | |
| SA_DQS#_2 | AN27 M_A_DQS#2 | |
| SA_DQS#_3 | AM21 M_A_DQS#3 | M_A_DQS#[0..7] 14 |
| SA_DQS#_4 | AM12 M_A_DQS#4 | |
| SA_DQS#_5 | AL8 M_A_DQS#5 | |
| SA_DQS#_6 | AN3 M_A_DQS#6 | |
| SA_DQS#_7 | AH5 M_A_DQS#7 | |
| SA_MA_0 | AY16 M_A_A0 | |
| SA_MA_1 | AU14 M_A_A1 | |
| SA_MA_2 | AW16 M_A_A2 | |
| SA_MA_3 | BA16 M_A_A3 | |
| SA_MA_4 | BA17 M_A_A4 | |
| SA_MA_5 | AU16 M_A_A5 | |
| SA_MA_6 | AV17 M_A_A6 | M_A_A[0..13] 14,16 |
| SA_MA_7 | AU17 M_A_A7 | |
| SA_MA_8 | AW17 M_A_A8 | |
| SA_MA_9 | AT16 M_A_A9 | |
| SA_MA_10 | AU13 M_A_A10 | |
| SA_MA_11 | AT17 M_A_A11 | |
| SA_MA_12 | AV20 M_A_A12 | |
| SA_MA_13 | AV12 M_A_A13 | |
| SA_RAS# | AW14 | M_A_RAS# 14,16 |
| SA_RCVENIN# | AK23 | |
| SA_RCVENOUT# | AK24 | |
| SA_WE# | AY14 | M_A_WE# 14,16 |

U801E





| | | |
|----------|------|---------|
| M_B_DQ00 | AK39 | SB_DQ0 |
| M_B_DQ01 | AJ37 | SB_DQ1 |
| M_B_DQ02 | AP39 | SB_DQ2 |
| M_B_DQ03 | AR41 | SB_DQ3 |
| M_B_DQ04 | AK38 | SB_DQ4 |
| M_B_DQ05 | AJ38 | SB_DQ5 |
| M_B_DQ06 | AN41 | SB_DQ6 |
| M_B_DQ07 | AP41 | SB_DQ7 |
| M_B_DQ08 | AT40 | SB_DQ8 |
| M_B_DQ09 | AV41 | SB_DQ9 |
| M_B_DQ10 | AU38 | SB_DQ10 |
| M_B_DQ11 | AV38 | SB_DQ11 |
| M_B_DQ12 | AP38 | SB_DQ12 |
| M_B_DQ13 | AR40 | SB_DQ13 |
| M_B_DQ14 | AW38 | SB_DQ14 |
| M_B_DQ15 | AY38 | SB_DQ15 |
| M_B_DQ16 | BA38 | SB_DQ16 |
| M_B_DQ17 | AV36 | SB_DQ17 |
| M_B_DQ18 | AR36 | SB_DQ18 |
| M_B_DQ19 | AP36 | SB_DQ19 |
| M_B_DQ20 | BA36 | SB_DQ20 |
| M_B_DQ21 | AU36 | SB_DQ21 |
| M_B_DQ22 | AP35 | SB_DQ22 |
| M_B_DQ23 | AP34 | SB_DQ23 |
| M_B_DQ24 | AY33 | SB_DQ24 |
| M_B_DQ25 | BA33 | SB_DQ25 |
| M_B_DQ26 | AT31 | SB_DQ26 |
| M_B_DQ27 | AU29 | SB_DQ27 |
| M_B_DQ28 | AU31 | SB_DQ28 |
| M_B_DQ29 | AW31 | SB_DQ29 |
| M_B_DQ30 | AV29 | SB_DQ30 |
| M_B_DQ31 | AW29 | SB_DQ31 |
| M_B_DQ32 | AM19 | SB_DQ32 |
| M_B_DQ33 | AL19 | SB_DQ33 |
| M_B_DQ34 | AP14 | SB_DQ34 |
| M_B_DQ35 | AN14 | SB_DQ35 |
| M_B_DQ36 | AM17 | SB_DQ36 |
| M_B_DQ37 | AP15 | SB_DQ37 |
| M_B_DQ38 | AP15 | SB_DQ38 |
| M_B_DQ39 | AL15 | SB_DQ39 |
| M_B_DQ40 | AJ11 | SB_DQ40 |
| M_B_DQ41 | AH10 | SB_DQ41 |
| M_B_DQ42 | AJ9 | SB_DQ42 |
| M_B_DQ43 | AN10 | SB_DQ43 |
| M_B_DQ44 | AK13 | SB_DQ44 |
| M_B_DQ45 | AH11 | SB_DQ45 |
| M_B_DQ46 | AK10 | SB_DQ46 |
| M_B_DQ47 | AJ8 | SB_DQ47 |
| M_B_DQ48 | BA10 | SB_DQ48 |
| M_B_DQ49 | AW10 | SB_DQ49 |
| M_B_DQ50 | BA4 | SB_DQ50 |
| M_B_DQ51 | AW4 | SB_DQ51 |
| M_B_DQ52 | AY10 | SB_DQ52 |
| M_B_DQ53 | AY9 | SB_DQ53 |
| M_B_DQ54 | AV5 | SB_DQ54 |
| M_B_DQ55 | AY5 | SB_DQ55 |
| M_B_DQ56 | AV4 | SB_DQ56 |
| M_B_DQ57 | AR5 | SB_DQ57 |
| M_B_DQ58 | AK4 | SB_DQ58 |
| M_B_DQ59 | AT4 | SB_DQ59 |
| M_B_DQ60 | AK5 | SB_DQ60 |
| M_B_DQ61 | AJ5 | SB_DQ61 |
| M_B_DQ62 | AJ5 | SB_DQ62 |
| M_B_DQ63 | AJ3 | SB_DQ63 |

DDR SYSTEM MEMORY B





| | | |
|--------------|----------------|--------------------|
| SB_BS_0 | AT24 | M_B_BS#0 15,16 |
| SB_BS_1 | AV23 | M_B_BS#1 15,16 |
| SB_BS_2 | AY28 | M_B_BS#2 15,16 |
| SB_CAS# | AR24 | M_B_CAS# 15,16 |
| SB_DM_0 | AK36 M_B_DM0 | |
| SB_DM_1 | AR38 M_B_DM1 | |
| SB_DM_2 | AT36 M_B_DM2 | |
| SB_DM_3 | BA31 M_B_DM3 | M_B_DM[0..7] 15 |
| SB_DM_4 | AL17 M_B_DM4 | |
| SB_DM_5 | AH8 M_B_DM5 | |
| SB_DM_6 | AN4 M_B_DM6 | |
| SB_DM_7 | AN4 M_B_DM7 | |
| SB_DQS_0 | AM39 M_B_DQS0 | |
| SB_DQS_1 | AT39 M_B_DQS1 | |
| SB_DQS_2 | AU35 M_B_DQS2 | M_B_DQS[0..7] 15 |
| SB_DQS_3 | AR29 M_B_DQS3 | |
| SB_DQS_4 | AR16 M_B_DQS4 | |
| SB_DQS_5 | AR10 M_B_DQS5 | |
| SB_DQS_6 | AR7 M_B_DQS6 | |
| SB_DQS_7 | AN5 M_B_DQS7 | |
| SB_DQS#_0 | AM40 M_B_DQS#0 | |
| SB_DQS#_1 | AU39 M_B_DQS#1 | |
| SB_DQS#_2 | AT36 M_B_DQS#2 | |
| SB_DQS#_3 | AP29 M_B_DQS#3 | M_B_DQS#[0..7] 15 |
| SB_DQS#_4 | AP16 M_B_DQS#4 | |
| SB_DQS#_5 | AT10 M_B_DQS#5 | |
| SB_DQS#_6 | AT7 M_B_DQS#6 | |
| SB_DQS#_7 | AP5 M_B_DQS#7 | |
| SB_MA_0 | AY23 M_B_A0 | |
| SB_MA_1 | AW24 M_B_A1 | |
| SB_MA_2 | AY24 M_B_A2 | |
| SB_MA_3 | AR28 M_B_A3 | |
| SB_MA_4 | AT28 M_B_A4 | |
| SB_MA_5 | AT28 M_B_A5 | M_B_A[0..13] 15,16 |
| SB_MA_6 | AU27 M_B_A6 | |
| SB_MA_7 | AV28 M_B_A7 | |
| SB_MA_8 | AV27 M_B_A8 | |
| SB_MA_9 | AW27 M_B_A9 | |
| SB_MA_10 | AY24 M_B_A10 | |
| SB_MA_11 | BA27 M_B_A11 | |
| SB_MA_12 | AY27 M_B_A12 | |
| SB_MA_13 | AR23 M_B_A13 | |
| SB_RAS# | AU23 | M_B_RAS# 15,16 |
| SB_RCVENIN# | AK18 | |
| SB_RCVENOUT# | AK18 | |
| SB_WE# | AR27 | M_B_WE# 15,16 |

<Variant Name>








| | | | |
|-------------------------------|--------------|-------------------------|-------|
| | | Title : Calistoga--DDR2 | |
| ASUSTek COMPUTER INC | | Engineer: Marco Chen | |
| Size | Project Name | | Rev |
| Custom | T13Fv | | 1.11 |
| Date: Monday, August 28, 2006 | Sheet | 10 | of 63 |




NOTE: 0.1uF caps in 1.5SxPLL need to be located as edge caps within 200 mils.





NOTE: 0.1uF CAPS USED IN +1.5VS, +3VS +2.5VS should be placed within 200 mils of edge.



POWER







0.9475V-1.1025V Max: 1.4A




<Variant Name>


| | | | |
|-------------------------------|--------------|-------------------------|------|
| | | Title : Calistoga-POWER | |
| ASUSTek COMPUTER INC | | Engineer: Marco Chen | |
| Size | Project Name | | Rev |
| Custom | T13Fv | | 1.11 |
| Date: Monday, August 28, 2006 | | Sheet 11 of 63 | |



ASUS Title : Calistoga--GND
 ASUSTek COMPUTER INC Engineer: Marco Chen
 Size Custom Project Name T13Fv Rev 1.11
 Date: Monday, August 28, 2006 Sheet 12 of 63




CFG5 : DMI STRAP
 LOW = DMI X 2
HIGH = DMI X 4 (Default)





CFG[13:12] : GMCH TEST MODE SELECT


00 = Partial CLK gating disable
 01 = XOR Mode Enable
 10 = ALL Z Mode Enable
11 = NORMAL OPERATION (Default)




CFG7 : CPU STRAP
 LOW = RESERVED
HIGH = Mobile Yonah CPU (Default)




CFG9 : PCIE GRAPHIC LANE
LOW = REVERSE LANE
 HIGH = NORMAL OPERATION (Default)




CFG15 : ICH RESET Disable
 LOW = ICH RESET Disabled
HIGH = Normal Operation (Default)




CFG10 : HOST PLL VCO SELECT
 LOW = RESERVED
HIGH = MOBILITY (Default)



CFG16 : FSB Dynamic ODT
 LOW = Dynamic ODT Disabled
HIGH = Dynamic ODT Enabled (Default)




CFG11 : PSB 4x CLK ENABLE
 LOW = 4X ENABLED
HIGH = 8X ENABLED (Default)



CFG18 : GMCH Core Voltage Level
LOW = 1.05V (Default)
 HIGH = 1.5V

CFG[17..3] have internal pullup resistors.
 CFG[19..18] have internal pulldown resistors.
 SDVOCRTL_DATA has internal pulldown resistors.




CFG19 : DMI LANE REVERSAL
LOW = NORMAL (Default)
 HIGH = LANES REVERSED



<Variant Name>

DDR2 HAD SWAPED.

SMBus Slave Address:A0H



DDR2_DIMM_200P
Hight: 4.0 mm
P/N:12G025022004






<Variant Name>

ASUS Title : DDR2 SO-DIMM_0


ASUSTeK COMPUTER INC Engineer: Marco Chen

| | | |
|-------------------------------|----------------|------|
| Size | Project Name | Rev |
| Custom | T13Fv | 1.11 |
| Date: Monday, August 28, 2006 | Sheet 14 of 63 | |

DDR2 HAD SWAPED.



DDR2 HAD SWAPED.



Layout note: Place array cap close to each pullup resistors terminated to +0.9VS


<Variant Name>

| | | | |
|-------------------------------|--------------|--------------------------------|----------|
| ASUS | | Title :DDR2 TERMINATION | |
| ASUSTeK COMPUTER INC | | Engineer: Marco Chen | |
| Size | Project Name | | Rev |
| Custom | T13Fv | | 1.11 |
| Date: Monday, August 28, 2006 | | Sheet | 16 of 63 |


LCD Backlight Control

LCD LVDS Interface



LCD Power




PR_NOTE: Change R1703 to 200K ohm, C1701 to 0.1uF/25V, D1704 to BAT54C and R1705 to 100ohm



CCD connector






Inverter connector



BIOS
 BACK_OFF#: When user push "Fn+F7" button, BIOS active this pin to turn off back light.



| | | | |
|-------------------------------|--------------|--|----------|
| | | Title : LVDS & INVERTER | |
| | | ASUSTek COMPUTER INC Engineer: Marco Chen | |
| Size | Project Name | Rev | |
| Custom | T13Fv | 1.11 | |
| Date: Monday, August 28, 2006 | | Sheet | 17 of 63 |

CRT





Request of CSC for CMOS clear function

R1.1 Item 29




Socket P/N:12G17100002C
Battery P/N:07G016412032

R1.1 Item 22



Differential Pair




<Variant Name>

| | | | |
|-------------------------------|--------------|-----------------------------|-------|
| ASUS | | Title : ICH7M (1) | |
| ASUSTeK COMPUTER INC | | Engineer: Marco Chen | |
| Size | Project Name | | Rev |
| Custom | T13Fv | | 1.11 |
| Date: Monday, August 28, 2006 | Sheet | 19 | of 63 |








To new card check power plane


Clock Generator
DDR2 SO-DIMM




R1.1
Item 12

VRM_PWRGD
Pull Hi 100K
+3Vs at power
circuit





| | |
|-------|--------------|
| USB 0 | USB Conn. |
| USB 1 | USB Conn. |
| USB 2 | Camera |
| USB 3 | Finger Print |
| USB 4 | Bluetooth |
| USB 5 | USB Conn. |
| USB 6 | NEWCARD |
| USB 7 | CARDREADER |





| U1901E | ICH7M | P28 |
|--------|-------|--------|
| A4 | Vss1 | Vss98 |
| A23 | Vss2 | Vss99 |
| B1 | Vss3 | Vss100 |
| B8 | Vss4 | Vss101 |
| B11 | Vss5 | Vss102 |
| B14 | Vss6 | Vss103 |
| B20 | Vss7 | Vss104 |
| B26 | Vss8 | Vss105 |
| B28 | Vss9 | Vss106 |
| C2 | Vss10 | Vss107 |
| C5 | Vss11 | Vss108 |
| C27 | Vss12 | Vss109 |
| D10 | Vss13 | Vss110 |
| D13 | Vss14 | Vss111 |
| D18 | Vss15 | Vss112 |
| D21 | Vss16 | Vss113 |
| D24 | Vss17 | Vss114 |
| E1 | Vss18 | Vss115 |
| E2 | Vss19 | Vss116 |
| E4 | Vss20 | Vss117 |
| E8 | Vss21 | Vss118 |
| E15 | Vss22 | Vss119 |
| F3 | Vss23 | Vss120 |
| F4 | Vss24 | Vss121 |
| F5 | Vss25 | Vss122 |
| F12 | Vss26 | Vss123 |
| F27 | Vss27 | Vss124 |
| F28 | Vss28 | Vss125 |
| G1 | Vss29 | Vss126 |
| G2 | Vss30 | Vss127 |
| G5 | Vss31 | Vss128 |
| G6 | Vss32 | Vss129 |
| G9 | Vss33 | Vss130 |
| G14 | Vss34 | Vss131 |
| G18 | Vss35 | Vss132 |
| G21 | Vss36 | Vss133 |
| G24 | Vss37 | Vss134 |
| G25 | Vss38 | Vss135 |
| G26 | Vss39 | Vss136 |
| H3 | Vss40 | Vss137 |
| H4 | Vss41 | Vss138 |
| H5 | Vss42 | Vss139 |
| H24 | Vss43 | Vss140 |
| H27 | Vss44 | Vss141 |
| H28 | Vss45 | Vss142 |
| J1 | Vss46 | Vss143 |
| J2 | Vss47 | Vss144 |
| J5 | Vss48 | Vss145 |
| J24 | Vss49 | Vss146 |
| J25 | Vss50 | Vss147 |
| K24 | Vss51 | Vss148 |
| K27 | Vss52 | Vss149 |
| L13 | Vss53 | Vss150 |
| L15 | Vss54 | Vss151 |
| L24 | Vss55 | Vss152 |
| L25 | Vss56 | Vss153 |
| L26 | Vss57 | Vss154 |
| M3 | Vss58 | Vss155 |
| M4 | Vss59 | Vss156 |
| M5 | Vss60 | Vss157 |
| M12 | Vss61 | Vss158 |
| M13 | Vss62 | Vss159 |
| M14 | Vss63 | Vss160 |
| M15 | Vss64 | Vss161 |
| M16 | Vss65 | Vss162 |
| M17 | Vss66 | Vss163 |
| M24 | Vss67 | Vss164 |
| M27 | Vss68 | Vss165 |
| M28 | Vss69 | Vss166 |
| N1 | Vss70 | Vss167 |
| N2 | Vss71 | Vss168 |
| N5 | Vss72 | Vss169 |
| N6 | Vss73 | Vss170 |
| N11 | Vss74 | Vss171 |
| N12 | Vss75 | Vss172 |
| N13 | Vss76 | Vss173 |
| N14 | Vss77 | Vss174 |
| N15 | Vss78 | Vss175 |
| N16 | Vss79 | Vss176 |
| N17 | Vss80 | Vss177 |
| N18 | Vss81 | Vss178 |
| N24 | Vss82 | Vss179 |
| N25 | Vss83 | Vss180 |
| N26 | Vss84 | Vss181 |
| N28 | Vss85 | Vss182 |
| P3 | Vss86 | Vss183 |
| P12 | Vss87 | Vss184 |
| P14 | Vss88 | Vss185 |
| P15 | Vss89 | Vss186 |
| P16 | Vss90 | Vss187 |
| P17 | Vss91 | Vss188 |
| P18 | Vss92 | Vss189 |
| P19 | Vss93 | Vss190 |
| P24 | Vss94 | Vss191 |
| P27 | Vss95 | Vss192 |
| | Vss96 | Vss193 |
| | Vss97 | Vss194 |

<Variant Name>

ASUS Title : ICH7M (4)
 ASUSTek COMPUTER INC Engineer: Marco Chen

| | | |
|--------|--------------|------|
| Size | Project Name | Rev |
| Custom | T13Fv | 1.11 |

Date: Monday, August 28, 2006 Sheet 22 of 63





<Variant Name>

POWER CONSUMPTION:
+3VS: +3.003V~+3.597V
Max= 750 mA



+1.5VS: +1.425V~+1.575V
Max= 375 mA

+3VAUX_GOLAN: +3.003V~+3.597V
Max= 250 mA

+3VAUX_MDC: +3.003V~+3.597V
Max= 300 mA








Intel SPEC(18780):Internal Pull UP 110Kohm





P/N: 12G061200504


<Variant Name>

| | | | |
|-------------------------------|--------------|-------------------------------|------|
| ASUS | | Title : B TO B CONN(M) | |
| ASUSTeK COMPUTER INC | | Engineer: Marco Chen | |
| Size | Project Name | | Rev |
| Custom | T13Fv | | 1.11 |
| Date: Monday, August 28, 2006 | Sheet 26 | of | 63 |




PCMCIA SOCKET















PLACE R2909, R2910, AND C2920 NEAR U2901.



Place R3207, L3201 near CON311







| | | | |
|-------------------------------|--------------|----------------------|--|
| <Variant Name> | | Title : MICROPHONE | |
| ASUSTek COMPUTER INC | | Engineer: Marco Chen | |
| Size | Project Name | Rev | |
| Custom | T13Fv | 1.11 | |
| Date: Monday, August 28, 2006 | | Sheet 32 of 63 | |






<Variant Name>

| | | | |
|-------------------------------|--------------|-----------|------------|
| | | Title : | NEWCARD |
| ASUSTek COMPUTER INC | | Engineer: | Marco Chen |
| Size | Project Name | | Rev |
| Custom | T13Fv | | 1.11 |
| Date: Monday, August 28, 2006 | Sheet | 33 | of 63 |



If R3428, R3429 are DNI, Mount Q3402, R3432 and R3431. If R3428, R3429 are Mounted, DNI Q3402, R3432 and R3431.




ASUS logo and title block: Title: EC-IT8510E, ASUSTek COMPUTER INC, Engineer: Marco Chen, Size: Project Name, Custom: T13Fv, Date: Monday, August 28, 2006, Sheet: 34 of 63, Rev: 1.11

2nd Source: 07G010N23272

EC Hardware Strapping

FA2/ BADDR0 & FA3/ BADDR1


- 00: PNPCNG Access Register Pair Are 002Eh and 002Fh
- 10: PNPCNG Access Register Pair Are 004Eh and 004Fh
- 01: PNPCNG Access Register Pair Are Determined by EC Domain Registers SWCBALR and SWCBAHR.
- 11: Reserved



Note: Sampled at VSTBY Power Up Reset


FA4/ PPEN

- 0: Normal
- 1: KBS Interface Pins Are Switched to Parallel Port Interface for In-System Programming




FA5/ SHBM



- 0: Disable Shared Memory with Host BIOS
- 1: Enable Shared Memory with Host BIOS





For Debug



ISA ROM_TSOP



For Keyboard




Original value: 36k & 240k,
 $V = 3.3 * 36k / (240k + 36k) = 2.87$


R1.1
 Item 14

R1.1
 Item 15

R1.1
 Item 18




DNI RN3601, RN3602, RN3603, RN3604, RN3605, RN3606 BY USING GL817E.



Place RN3601, RN3602, RN3603, RN3604, RN3605, RN3606 near U3601

SD_PWRCTRL#/MS_PWRCTRL# have internal pull-up resistor => Min:39K Norm:65K Max:116K ohm and Each pin has 4KV ESD protect function.


MS PRO <= 100mA
 MMC < 60mA
 SD <= 35mA




<Variant Name>

| | | | |
|-------------------------------|--------------|-----------------------------|------|
| | | Title : DISCHARGE | |
| ASUSTek COMPUTER INC | | Engineer: Marco Chen | |
| Size | Project Name | | Rev |
| Custom | T13Fv | | 1.11 |
| Date: Monday, August 28, 2006 | | Sheet 37 of 63 | |


FFC CONNECTER for T13Fv SW Board



INSTANT KEY for T13Fg



Select Button for T13Fg




<Variant Name>


| | | |
|-------------------------------|----------------|-------------------------------|
| ASUS | | Title : Key & FFC CONN |
| ASUSTek COMPUTER INC | | Engineer: Marco Chen |
| Size | Project Name | Rev |
| Custom | T13Fv | 1.11 |
| Date: Monday, August 28, 2006 | Sheet 38 of 63 | |

PR_NOTE: Change all LED series resistors from 0402 to 0603 type and change color from green to blue.


For POWER LED




For BATTERY LED




For WireLess LED




For BT LED




For SATA/IDE LED



For Num Lock




For Cap. Lock





<Variant Name>

| | | | |
|-------------------------------|--------------|----------------------|------|
| | | Title : LEDs | |
| ASUSTek COMPUTER INC | | Engineer: Marco Chen | |
| Size | Project Name | | Rev |
| Custom | T13Fv | | 1.11 |
| Date: Monday, August 28, 2006 | | Sheet 39 of 63 | |





<Variant Name>

| | | |
|---|------------------------------|------------------------------------|
|  | | Title : EMPTY |
| ASUSTeK COMPUTER INC | | Engineer: <i>Marco Chen</i> |
| Size Custom | Project Name T13Fv | Rev 1.11 |
| Date: Monday, August 28, 2006 | | Sheet 40 of 63 |





<Variant Name>

| | | |
|---|------------------------------|------------------------------------|
|  | | Title : EMPTY |
| ASUSTeK COMPUTER INC | | Engineer: <i>Marco Chen</i> |
| Size Custom | Project Name T13Fv | Rev 1.11 |
| Date: Monday, August 28, 2006 | | Sheet 41 of 63 |





<Variant Name>

| | | |
|---|------------------------------|------------------------------------|
|  | | Title : EMPTY |
| ASUSTeK COMPUTER INC | | Engineer: <i>Marco Chen</i> |
| Size Custom | Project Name T13Fv | Rev 1.11 |
| Date: Monday, August 28, 2006 | | Sheet 42 of 63 |






<Variant Name>

| | | |
|---|------------------------------|------------------------------------|
|  | | Title : EMPTY |
| ASUSTeK COMPUTER INC | | Engineer: <i>Marco Chen</i> |
| Size Custom | Project Name T13Fv | Rev 1.11 |
| Date: Monday, August 28, 2006 | | Sheet 43 of 63 |






<Variant Name>

| | | |
|---|------------------------------|------------------------------------|
|  | | Title : EMPTY |
| ASUSTeK COMPUTER INC | | Engineer: <i>Marco Chen</i> |
| Size Custom | Project Name T13Fv | Rev 1.11 |
| Date: Monday, August 28, 2006 | | Sheet 44 of 63 |



<Variant Name>


| | | | |
|-------------------------------|--------------|------------------------------------|--|
| ASUS | | Title :BAT&Adapter conn | |
| ASUSTek COMPUTER INC | | Engineer: Marco Chen | |
| Size | Project Name | Rev | |
| Custom | T13Fv | 1.11 | |
| Date: Monday, August 28, 2006 | | Sheet 45 of 63 | |



<Variant Name>

| | | | |
|-------------------------------|--------------|----------------------|-------|
| | | Title : SCREW HOLE | |
| ASUSTek COMPUTER INC | | Engineer: Marco Chen | |
| Size | Project Name | Rev | |
| Custom | T13Fv | 1.11 | |
| Date: Monday, August 28, 2006 | Sheet | 46 | of 63 |

<Variant Name>

| | | | |
|---|------------------------------|--------------------------------------|-------------|
|  | | Title : EMPTY | |
| ASUSTeK COMPUTER INC | | Engineer: Marco Chen | |
| Size C | Project Name T13Fv | Date: Monday, August 28, 2006 | Rev 1.11 |
| Date: Monday, August 28, 2006 | | Sheet 47 of 63 | |


R1.0 -> R1.1

- 1. Page 6: DNI R611 because Int. pull-up resistor exists in FAN module.
- 2. Page 15: Add circuits to change DDR2 Vref from +0.9VS to +0.9V.
- 3. Page 17: Change reference name from F3602 to F1701.
- 4. Page 21: DNI U2103.
- 5. Page 23: Change reference name C4511 -> C2311, C4513 -> C2313, C4512 -> C2312, C4514 -> C2310.
- 6. Page 23: Change R2301 size from 0603 to 0402.
- 7. Page 23: Add pull high resistor R2306*DNI and pull down resistor R2307*Mount for ODD cable select.
- 8. Page 30: Change reference name L3008 -> R3020, L3009 -> R3021, L3010 -> R3022.
- 9. Page 31: Delete R3133 and connect OP_SD# to D3103.2 directly.
- 10. Page 32: Delete R3201 and connect MIC2_VREFOUTto R3203.1 directly.
- 11. Page 34:DNI D604, R3411 and mount R3408, R3418 for thermal protection.
- 12. Page 35: Add circuits to throttle CPU speed 50% when un-plug adapter and battery is 3S1P type.
- 13. Page 35: Change keyboard matrix.
- 14. Page 36: Change reference name from JP3403 to JP3601
- 15. Page 36: Change R3622 size from 0402 to 0603.
- 16. Page 39: Delete R3920 and change Q3906 and Q3907*2N7006 to Q3908*UM6K1N.
- 17. Page 17: C1701 from 0.1uF/25V to 0.22uF/25V to meet LCD power sequence.
- 18. Page 36: Change C3614 and C3614 form 15pF to 20pF for ITTI recommendation.
- 19. Page 34: Add ESD Protection*D3402 for Touch Pad.
- 20. Page 27: Add series resistor 33 ohm for PCI_FRAME# and PCI_AD13
- 21. Page 34:Change Q3403**UM6K1N to Q3404, Q3405*2N7002.
- 22. Page 18: Change L1801, L1802, and L1803 from bead to inductor.
- 23. Page 19, 30: Change R1911, R1913, R1915, R1918 and R3002 from 33ohm to 39ohm.


- 24. Page 6: Change R615 pull up from +3VS to +5VS_AUDIO.
- 25. Page 6: Change R610 from 100ohm to 200ohm and reserve 1uF decoupling CAP.
- 26. Page 27: Change R2718 from 510Kohm to 110Kohm and C2701 from 0.1uF to 0.47uF.
- 27. Page 9, 11: Reserve C903, C904, C905, C906 and R1103 for EMI requirement.
- 28. Page 21: Change R2104 from 22.6ohm to 21ohm to enhance USB driven strength.
- 29. Page 19: Change C1901, and C1903 from 15p F to 12p F for ITTI recommendation.
- 30. Page 45:Add L4506 and L4507 for EMI requirement.


<Variant Name>

| | | | |
|---|------------------------------|-----------------------------|--|
|  | | Title : History(1) | |
| ASUSTek COMPUTER INC | | Engineer: Marco Chen | |
| Size Custom | Project Name T13Fv | Rev 1.11 | |
| Date: Monday, August 28, 2006 | | Sheet 48 of 63 | |



<Variant Name>

| | | |
|---|------------------------------|-----------------------------|
|  | | Title : History(2) |
| ASUSTeK COMPUTER INC | | Engineer: Marco Chen |
| Size Custom | Project Name T13Fv | Rev 1.11 |
| Date: Monday, August 28, 2006 | | Sheet 49 of 63 |



FOR LAYOUT PLACEMENT

FOR LAYOUT PLACEMENT


C5028 & C5029 for transient response

Close to Phase 1 Inductor

Close to Pin 18


| | | | |
|-------------------------------|----------------|----------------------------|--|
| ASUS | | Title : POWER_VCORE | |
| Engineer: | | | |
| <OrgName> | Project Name | Rev | |
| Custom | T13Fv | 1.11 | |
| Date: Monday, August 28, 2006 | Sheet 50 of 63 | | |

| | | | | |
|-------------|-------------------|-----------------------|-----------------|------------------|
| PIN | GND | VREP2 | FLOAT | V5FILT |
| COMP | N/A | N/A | Current mode | D-CAP mode |
| TONSEL(KHz) | 380/580 | 280/430 | 220/330 | 180/270 |
| VFB1 | Adjustable output | | 5V fixed output | |
| VFB2 | Adjustable output | | 3V fixed output | |
| SKIPSEL | Auto-Skip | Auto-Skip(Faults off) | PWM | PWM |
| EN1, EN2 | Swich off | NOT USE | Swich on | Swich on |
| EN3, EN5 | LDO off | NOT USE | LDO on | LDO on(EN3 only) |




$V_{out} = V_{ref}(1 + R1/R2)$, $V_{ref} = 1.24V$


ASUS Title : POWER_SYSTEM
 Engineer:
 <OrgName>
 Size Project Name
 Custom T13Fv
 Date: Monday, August 28, 2006 Sheet 51 of 63




.9 Volt +/-5% .9 Volt +/-5%
 Design Current:1.05A
 Maximum current:1.5A
 OCP point is from TBD A to TBD A


1.8Volt +/-5%
 Design Current:7.3A
 Maximum current:10.5A
 OCP point is from TBD A to TBD A









| | | | |
|---|--------------|--------------|----------|
|  | | Title :EMPTY | |
| <OrgName> | | Engineer: | |
| Size | Project Name | Rev | |
| Custom | T13Fv | 1.11 | |
| Date: Monday, August 28, 2006 | | Sheet | 55 of 63 |




| | | | |
|---|--------------|---------------|----------|
|  | | Title : EMPTY | |
| <OrgName> | | Engineer: | |
| Size | Project Name | Rev | |
| Custom | T13Fv | 1.11 | |
| Date: Monday, August 28, 2006 | | Sheet | 56 of 63 |

POWER PATH & BAT_LEARN




AC_IN Threshold 2.048Vmax A/D_DOCK_IN
 > 17.44V active
 Adapter lin(max) = [0.075V/Rsense(ADin)]*[VCLS/VREF]
 Rsense(ADin)=0.010ohm
 VCLS=1.805V
 => lin(max)=3.205A
 => Constant Power = 19 * 3.205= 60.89W
 => R5708=40.2K,R5714=30K
 Charge Current Ichg = [0.075V/Rsense(CHG)]*[VICTL/3.6V]
 Rsense(CHG)=0.025 ohm
 VICTL= 3V => Ichg = 2.5A
 VICTL= 1.88V => Ichg = 1.4A
 Vbatt = Cell * (Vref - (VCTL - 1.8V) / 9.52) = 12.803
 VCTL= 1.588V => Vbatt = 4.2V
 Mode pin : Vmode > 2.8V (try to LDO pin) ----> 4 Cells
 2.0 > Vmode > 1.6V (floating) ----> 3 Cells
 0.8 > Vmode (try to GND) ----> Learning mode
 VICTL< 0.8V or DCIN < 7V -->Charger Disable
 Precharge current=150mA

Power limit Circuit
 $V_{iinp} = I_{input} * R_S * G_{linp} * R_{5717}$
 $V_{iinp} = 0.998, R_S = 10\text{mohm}, G_{linp} = 3\text{uA/mV}, R_{5717} = 10\text{K} \text{ ----> } I_{input} = 3.32\text{A}$
 $P_{input} = 63.08\text{W}$




| | | | |
|---|--------------|--------------------------|----------|
|  | | Title : POWER_PIC | |
| <OrgName> | | Engineer: | |
| Size | Project Name | Rev | |
| Custom | T13Fv | 1.11 | |
| Date: Monday, August 28, 2006 | | Sheet | 58 of 63 |


BATTERY IN DETECT




ADAPTER IN DETECT




+5VLCM, +5VCHG & +2.5VREF








POWER GOOD DETECTER




SUSC#_PWR POWER



SUSB#_PWR POWER







FOR POWER TEST

