

## Main Board

001. Page Ref.  
002. Block Diagram  
003. Schematic Information  
004. CPU\_Silverthorne (1)  
005. CPU\_Silverthorne (2)  
006. CPU\_\*\*\*\*\*  
007. DIM\_SO-DIMM 0  
008. DIM\_\*\*\*\*\*  
009. DIM\_DDR2 Terminatin  
010. SCH\_Poulsbo\_HOST  
011. SCH\_Poulsbo\_DDR2  
012. SCH\_Poulsbo\_LVDS/SDVO  
013. SCH\_Poulsbo\_PM/USB/AZ  
014. SCH\_Poulsbo\_POWER  
015. SCH\_Poulsbo\_GND  
016. SCH\_\*\*\*\*\*  
017. SCH\_\*\*\*\*\*  
018. SCH\_\*\*\*\*\*  
019. SCH\_\*\*\*\*\*  
020. SCH\_\*\*\*\*\*  
021. SCH\_\*\*\*\*\*  
022. SCH\_\*\*\*\*\*  
023. SCH\_\*\*\*\*\*  
024. SCH\_\*\*\*\*\*  
025. SCH\_\*\*\*\*\*  
026. SCH\_\*\*\*\*\*  
027. SCH\_\*\*\*\*\*  
028. SCH\_\*\*\*\*\*  
029. CLK\_IC9LPRS427

030. KBC\_IT8512  
031. KBC\_KB CON  
032. KBC\_RESET MAP  
033. LAN\_RTL8111C  
034. LAN\_RJ45  
035. LAN\_\*\*\*\*\*  
036. AUD\_IC CON  
037. AUD\_\*\*\*\*\*  
038. AUD\_\*\*\*\*\*  
039. AUD\_\*\*\*\*\*  
040. CB\_\*\*\*\*\*  
041. CB\_\*\*\*\*\*  
042. CB\_AU6371  
043. CB\_\*\*\*\*\*  
044. BUG\_LPC DEBUG  
045. CRT\_LVDS  
046. CRT\_D-SUB  
047. CRT\_\*\*\*\*\*  
048. CRT\_\*\*\*\*\*  
049. TV\_\*\*\*\*\*  
050. FAN\_SENSOR & FAN  
051. XDD\_HDD CON  
052. USB\_USB Port \*2  
053. PCI\_MINICARD  
054. BAR\_\*\*\*\*\*  
055. SIO\_\*\*\*\*\*  
056. LED\_LED & SW  
057. DSG\_DISCHARGE  
058. SUB\_\*\*\*\*\*  
059. SEQ\_\*\*\*\*\*


060. DC\_DC & BAT IN  
061. BT\_BLUETOOTH  
062. TPM\_\*\*\*\*\*  
063. FP\_\*\*\*\*\*  
064. TUN\_\*\*\*\*\*  
065. ME\_NUT & SCREW HOLE  
066. ESA\_SATA JMB360  
067. SDVO\_CH7317  
068. OTH\_POWER ON CIRCUIT  
069. OTH\_\*\*\*\*\*  
070. VGA\_\*\*\*\*\*  
071. VGA\_\*\*\*\*\*  
072. VGA\_\*\*\*\*\*  
073. VGA\_\*\*\*\*\*  
074. VGA\_\*\*\*\*\*  
075. VGA\_\*\*\*\*\*  
076. VGA\_\*\*\*\*\*  
077. VGA\_\*\*\*\*\*  
078. VGA\_\*\*\*\*\*  
079. VGA\_\*\*\*\*\*

## Power

080. PWR\_VCORE  
081. PWR\_SYSTEM  
082. POWER\_I/O\_+1.05VO  
083. PWR\_I/O\_DDR & VTT  
084. PWR\_I/O\_POWER\_I/O\_+1.5V\_+2.5VS  
085. POWER\_+1.05VO\_+1.5VO  
086. POWER\_+MCP\_VDD\_CORE(Empty)  
087. PWR\_SHUTDOWN# (Empty))  
088. PWR\_CHARGER  
089. PWR\_PIC(Empty)  
090. PWR\_DETECT  
091. PWR\_LOAD SWITCH  
092. PWR\_PROTECT  
093. PWR\_SIGNAL  
094. POWER\_FLOWCHART  
095. PWR\_LED\_VCC\_BOOST  
096. HISTORY  
097. POWER ON SEQUENCE

## Revision History

# UX20 Block Diagram (Silverthorne / Poulsbo)




POWER	
VCORE	Page 80
SYSTEM	Page 81
1.5VS, 1.05VS	Page 82
DDR&VTT	Page 83
+1.25VS&2.5VS	Page 84
CHARGER	Page 88
DETECT	Page 90
LOAD SWITCH	Page 91
PROTECT	Page 92
POWER SIGNAL	Page 93
FLOWCHART	Page 94
TFT-LED DRIVE	Page 95






## Poulsbo GPIO SETTING

Name	Signal Name	Type
GPIOSUS0	RTLAN_DSM#	GPI
GPIOSUS1	RTLAN_DSM_EN	GPO
GPIOSUS2	PM_PWRBTN#	GPI
GPIOSUS3	****	TP
GPIO0	WLAN_LED_ON	GPO
GPIO1	PCB_ID0	GPI
GPIO2	PCB_ID1	GPI
GPIO3	CLK_OC	GPO
GPIO4	VCORE_CNT	GPO
GPIO5	OC_CTL#	GPO
GPIO6	DDR_MEM_CONFIG	GPI
GPIO7	SLPIOVR#	GPO
GPIO8	H_PROCHOT#	GPO
GPIO9	****	TP

## EC IT8512E GPIO SETTING

Name	Signal Name	Type	Name	Signal Name	Type
A0	PWR_LED#	GPO	G0	PM_THERM#	GPO
A1	CHG_LED#	GPO	G1	PM_SUSB#	GPI
A2	****	NC	G2	****	NC
A3	MARATHON_LED#	GPO	G6	****	NC
A4	LCD_BL_PWM	GPO	H0	PM_CLKRUN#	GPIO
A5	FAN0_PWM	GPO	H1	WLAN_ON#	GPO
A6	EC_RSTWRN	GPO	H2	****	NC
A7	PM_RSTRDY#	GPI	H3	BAT_LEARN	GPO
B0	RST#	GPO	H4	DDR2_VOL_1	GPO
B1	SCH_RST#_R	GPO	H5	NUM_LED#	GPO
B2	PM_SLPMODE	GPI	H6	CAP_LED#	GPO
B3	SMB0_CLK	GPIO	I0	****	NC
B4	SMB0_DAT	GPIO	I1	SUS_PWRGD	GPI
B5	A20GATE	GPO	I2	ALL_SYSTEM_PWRGD	GPI
B6	RC_IN#	GPO	I3	VRM_PWRGD	GPI
B7	PM_RSMRST#	GPO	I4	****	NC
C0	VOL_SEL	GPO	I5	****	NC
C1	SMB1_CLK	GPIO	I6	****	NC
C2	SMB1_DAT	GPIO	I7	****	NC
C3	PM_PWRBTN#	GPO	J0	EC_CLK_EN	GPO
C4	AC_IN_OC#	GPI	J1	PM_PWROK	GPO
C5	OP_SD#	GPO	J2	VSET_EC	GPO
C6	BAT1_IN_OC#	GPI	J3	ISET_EC	GPO
C7	RFON_SW#	GPI	J4	EXTTSO#	GPO
D0	****	NC	J5	FB	GPO
D1	PM_SUSC#	GPI			
D2	BUF_RST#	GPI			
D3	EXT_SC#	GPO			
D4	EXT_SMI#	GPO			
D5	LCD_BACKOFF#	GPO			
D6	FAN0_TACH	GPI			
D7	SD_CD_EC#	GPO			
E0	VSUS_ON	GPO			
E1	SUSC_EC#	GPO			
E2	SUSB_EC#	GPO			
E3	CPU_VRON	GPO			
E4	PWR_SW#	GPI			
E5	DDR2_VOL_0	GPO			
E6	LID_SW#	GPI			
E7	MARATHON#	GPO			
F0	CRT_2.5V_PWR#	GPO			
F1	CRT_RST	GPO			
F2	CRT_IN#	GPI			
F3	SATA_RST#	GPO			
F4	TP_CLK	GPIO			
F5	TP_DAT	GPIO			
F6	THRO_CPU	GPO			
F7	BT_ON#	GPO			







Layout Note:

Route VCCSENSE and VSSSENSE



traces at 27.4 Ohms with 18mil vccsense to vsssense spacing. 25 mil spacing from others.

Place PU and PD within 1 inch of CPU.




CPU TYPE	Vcore	Freq
Silverthorne Standard Voltage Processor	0.98V TBD @HFM TBD @LFM	TBD
Silverthorne Medium Voltage Processor	0.8V TBD @HFM TBD @LFM	TBD
Silverthorne Low Voltage Processor	0.76V TBD @HFM TBD @LFM	TBD









HOST

FSB	SCH_CFG1	SCH_CFG0	Gfx_Freq
400	0	0	200
533	0	1	200

Note: Clock Frequencies are in Mhz  
Default Frequency determined by FSB speed





7 M\_A\_DQ[63..0] M\_A\_DQ[63..0]

M_A_DQ0	BG49	SM_DQ0
M_A_DQ1	BG47	SM_DQ1
M_A_DQ2	BF45	SM_DQ2
M_A_DQ3	BC43	SM_DQ3
M_A_DQ4	BF47	SM_DQ4
M_A_DQ5	BC47	SM_DQ5
M_A_DQ6	BC45	SM_DQ6
M_A_DQ7	BK44	SM_DQ7
M_A_DQ8	BK42	SM_DQ8
M_A_DQ9	BG41	SM_DQ9
M_A_DQ10	BK40	SM_DQ10
M_A_DQ11	BC41	SM_DQ11
M_A_DQ12	BG43	SM_DQ12
M_A_DQ13	BJ43	SM_DQ13
M_A_DQ14	BJ39	SM_DQ14
M_A_DQ15	BG39	SM_DQ15
M_A_DQ16	BC39	SM_DQ16
M_A_DQ17	BK38	SM_DQ17
M_A_DQ18	BG37	SM_DQ18
M_A_DQ19	BK36	SM_DQ19
M_A_DQ20	BJ37	SM_DQ20
M_A_DQ21	BG35	SM_DQ21
M_A_DQ22	BJ35	SM_DQ22
M_A_DQ23	BC35	SM_DQ23
M_A_DQ24	BK34	SM_DQ24
M_A_DQ25	BG31	SM_DQ25
M_A_DQ26	BG33	SM_DQ26
M_A_DQ27	BK30	SM_DQ27
M_A_DQ28	BC33	SM_DQ28
M_A_DQ29	BJ33	SM_DQ29
M_A_DQ30	BJ31	SM_DQ30
M_A_DQ31	BC31	SM_DQ31
M_A_DQ32	BJ29	SM_DQ32
M_A_DQ33	BG29	SM_DQ33
M_A_DQ34	BK28	SM_DQ34
M_A_DQ35	BC29	SM_DQ35
M_A_DQ36	BE27	SM_DQ36
M_A_DQ37	BK26	SM_DQ37
M_A_DQ38	BG25	SM_DQ38
M_A_DQ39	BJ25	SM_DQ39
M_A_DQ40	BC25	SM_DQ40
M_A_DQ41	BG23	SM_DQ41
M_A_DQ42	BK22	SM_DQ42
M_A_DQ43	BJ21	SM_DQ43
M_A_DQ44	BK24	SM_DQ44
M_A_DQ45	BJ23	SM_DQ45
M_A_DQ46	BG21	SM_DQ46
M_A_DQ47	BC21	SM_DQ47
M_A_DQ48	BK20	SM_DQ48
M_A_DQ49	BJ19	SM_DQ49
M_A_DQ50	BG17	SM_DQ50
M_A_DQ51	BJ17	SM_DQ51
M_A_DQ52	BG19	SM_DQ52
M_A_DQ53	BC19	SM_DQ53
M_A_DQ54	BC17	SM_DQ54
M_A_DQ55	BK16	SM_DQ55
M_A_DQ56	BG15	SM_DQ56
M_A_DQ57	BC15	SM_DQ57
M_A_DQ58	BJ13	SM_DQ58
M_A_DQ59	BK12	SM_DQ59
M_A_DQ60	BK14	SM_DQ60
M_A_DQ61	BJ15	SM_DQ61
M_A_DQ62	BC13	SM_DQ62
M_A_DQ63	BC11	SM_DQ63





U1001D  
POULSBO

DDR SYSTEM MEMORY








SM_BS0	BC27	M_A_BS0 7,9
SM_BS1	BE25	M_A_BS1 7,9
SM_BS2	BA35	M_A_BS2 7,9
SM_CK0	BG45	M_CLK_DDR0 7
SM_CK1	BE11	M_CLK_DDR1 7
SM_CK0#	BJ45	M_CLK_DDR#0 7
SM_CK1#	BG11	M_CLK_DDR#1 7
SM_CKE0	BE39	M_CKE0 7,9
SM_CKE1	BE37	M_CKE1 7,9
SM_DQS0	BJ47	M_A_DQS0
SM_DQS1	BJ41	M_A_DQS1
SM_DQS2	BC37	M_A_DQS2
SM_DQS3	BK32	M_A_DQS3
SM_DQS4	BG27	M_A_DQS4
SM_DQS5	BE23	M_A_DQS5
SM_DQS6	BK18	M_A_DQS6
SM_DQS7	BG13	M_A_DQS7
SM_MA0	BJ27	M_A_A0
SM_MA1	BA19	M_A_A1
SM_MA2	BA27	M_A_A2
SM_MA3	BA25	M_A_A3
SM_MA4	BE29	M_A_A4
SM_MA5	BC23	M_A_A5
SM_MA6	BE31	M_A_A6
SM_MA7	BA31	M_A_A7
SM_MA8	BA33	M_A_A8
SM_MA9	BA29	M_A_A9
SM_MA10	BE17	M_A_A10
SM_MA11	BE35	M_A_A11
SM_MA12	BE33	M_A_A12
SM_MA13	BE19	M_A_A13
SM_MA14	BA37	M_A_A14
SM_VREF	BE43	M_VREF_MCH
SM_RAS#	BE21	M_A_RAS# 7,9
SM_CAS#	BA13	M_A_CAS# 7,9
SM_WE#	BA17	M_A_WE# 7,9
SM_CS0#	BA23	M_CS#0 7,9
SM_CS1#	BA15	M_CS#1 7,9
SM_RCOMP0	BE13	SM_RCOMP0
SM_RCVENIN	BA39	MA_RCVENIN
SM_RCVENOUT	BE41	MA_RCVENOUT



DEL LOGIC CKT @07/05/07 JESSE



Johnny 0511		
SLPRDY#	SLPMODE	
0	1	SCH ready to enter S3
0	0	SCH ready to enter S4/S5







LPC\_CLKOUT[0] Drive Strength














































RESERVED1	RESERVED0	Value
0	0	Reserved
0	1	1 Load (Default)
1	0	Reserved
1	1	2 Loads

USB 0	USB CON
USB 1	USB CON
USB 2	USB CON
USB 3	USB WIFI
USB 4	BT
USB 5	Card Reader
USB 6	
USB 7	Camera 3M

LAYOUT NOTE: Place R(RBIAS) within 500 mils of SCH. Route this trace microstrip, 4 mils wide and 6 mils from other signals



GPIO3	GPIO0	Address
0	0	0xFFFF0000
0	1	0xFFFFC000
1	0	0xFFFFD000 (default)
1	1	0xFFFFE000



Johnny 0522  
Modify GPIO  
by Asus  
document

Jesse

Johnny 0510

Johnny 0513

SCH GPIO 0

SCH GPIO 3

SCH GPIO 8

SCH GPIO 1

SCH GPIO 2

SCH GPIO 4

SCH GPIO 5

SCH GPIO 6

SCH GPIO 7

SCH GPIO 9

SCH GPIO 10

SCH GPIO 11

SCH GPIO 12

SCH GPIO 13

SCH GPIO 14

SCH GPIO 15

SCH GPIO 16

SCH GPIO 17

SCH GPIO 18

SCH GPIO 19

SCH GPIO 20

SCH GPIO 21

SCH GPIO 22

SCH GPIO 23

SCH GPIO 24

SCH GPIO 25



Title : SCH\_Poulsbo\_USB/IDE/A2(4)

ASUSTek COMPUTER INC

Engineer:

Size Project Name

Custom S121

Date: Friday, December 05, 2008

Sheet 13 of 97

Rev 2.0



VSS






VSS

BH36	VSS_1022
BH38	VSS_701
BH39	VSS_702
BH40	VSS_703
BH41	VSS_704
BH42	VSS_705
BH43	VSS_706
BH44	VSS_707
BH45	VSS_708
BH46	VSS_709
BH47	VSS_710
BH48	VSS_711
BH49	VSS_712
BH50	VSS_713
BH51	VSS_714
BH52	VSS_715
BH53	VSS_716
BH54	VSS_717
BH55	VSS_718
BH56	VSS_719
BH57	VSS_720
BH58	VSS_721
BH59	VSS_722
BH60	VSS_723
BH61	VSS_724
BH62	VSS_725
BH63	VSS_726
BH64	VSS_727
BH65	VSS_728
BH66	VSS_729
BH67	VSS_730
BH68	VSS_731
BH69	VSS_732
BH70	VSS_733
BH71	VSS_734
BH72	VSS_735
BH73	VSS_736
BH74	VSS_737
BH75	VSS_738
BH76	VSS_739
BH77	VSS_740
BH78	VSS_741
BH79	VSS_742
BH80	VSS_743
BH81	VSS_744
BH82	VSS_745
BH83	VSS_746
BH84	VSS_747
BH85	VSS_748
BH86	VSS_749
BH87	VSS_750
BH88	VSS_751
BH89	VSS_752
BH90	VSS_753
BH91	VSS_754
BH92	VSS_755
BH93	VSS_756
BH94	VSS_757
BH95	VSS_758
BH96	VSS_759
BH97	VSS_760
BH98	VSS_761
BH99	VSS_762
BH100	VSS_763
BH101	VSS_764
BH102	VSS_765
BH103	VSS_766
BH104	VSS_767
BH105	VSS_768
BH106	VSS_769
BH107	VSS_770
BH108	VSS_771
BH109	VSS_772
BH110	VSS_773
BH111	VSS_774
BH112	VSS_775
BH113	VSS_776
BH114	VSS_777
BH115	VSS_778
BH116	VSS_779
BH117	VSS_780
BH118	VSS_781
BH119	VSS_782
BH120	VSS_783
BH121	VSS_784
BH122	VSS_785
BH123	VSS_786
BH124	VSS_787
BH125	VSS_788
BH126	VSS_789
BH127	VSS_790
BH128	VSS_791
BH129	VSS_792
BH130	VSS_793
BH131	VSS_794
BH132	VSS_795
BH133	VSS_796
BH134	VSS_797
BH135	VSS_798
BH136	VSS_799
BH137	VSS_800
BH138	VSS_801
BH139	VSS_802
BH140	VSS_803
BH141	VSS_804
BH142	VSS_805
BH143	VSS_806
BH144	VSS_807
BH145	VSS_808
BH146	VSS_809
BH147	VSS_810
BH148	VSS_811
BH149	VSS_812
BH150	VSS_813
BH151	VSS_814
BH152	VSS_815
BH153	VSS_816
BH154	VSS_817
BH155	VSS_818
BH156	VSS_819
BH157	VSS_820
BH158	VSS_821
BH159	VSS_822
BH160	VSS_823
BH161	VSS_824
BH162	VSS_825
BH163	VSS_826
BH164	VSS_827
BH165	VSS_828
BH166	VSS_829
BH167	VSS_830
BH168	VSS_831
BH169	VSS_832
BH170	VSS_833
BH171	VSS_834
BH172	VSS_835
BH173	VSS_836
BH174	VSS_837
BH175	VSS_838
BH176	VSS_839
BH177	VSS_840
BH178	VSS_841
BH179	VSS_842
BH180	VSS_843
BH181	VSS_844
BH182	VSS_845
BH183	VSS_846
BH184	VSS_847
BH185	VSS_848
BH186	VSS_849
BH187	VSS_850
BH188	VSS_851
BH189	VSS_852
BH190	VSS_853
BH191	VSS_854
BH192	VSS_855
BH193	VSS_856
BH194	VSS_857
BH195	VSS_858
BH196	VSS_859
BH197	VSS_860
BH198	VSS_861
BH199	VSS_862
BH200	VSS_863
BH201	VSS_864
BH202	VSS_865
BH203	VSS_866
BH204	VSS_867
BH205	VSS_868
BH206	VSS_869
BH207	VSS_870
BH208	VSS_871
BH209	VSS_872
BH210	VSS_873
BH211	VSS_874
BH212	VSS_875
BH213	VSS_876
BH214	VSS_877
BH215	VSS_878
BH216	VSS_879
BH217	VSS_880
BH218	VSS_881
BH219	VSS_882
BH220	VSS_883
BH221	VSS_884
BH222	VSS_885
BH223	VSS_886
BH224	VSS_887
BH225	VSS_888
BH226	VSS_889
BH227	VSS_890
BH228	VSS_891
BH229	VSS_892
BH230	VSS_893
BH231	VSS_894
BH232	VSS_895
BH233	VSS_896
BH234	VSS_897
BH235	VSS_898
BH236	VSS_899
BH237	VSS_900
BH238	VSS_901
BH239	VSS_902
BH240	VSS_903
BH241	VSS_904
BH242	VSS_905
BH243	VSS_906
BH244	VSS_907
BH245	VSS_908
BH246	VSS_909
BH247	VSS_910
BH248	VSS_911
BH249	VSS_912
BH250	VSS_913
BH251	VSS_914
BH252	VSS_915
BH253	VSS_916
BH254	VSS_917
BH255	VSS_918
BH256	VSS_919
BH257	VSS_920
BH258	VSS_921
BH259	VSS_922
BH260	VSS_923
BH261	VSS_924
BH262	VSS_925
BH263	VSS_926
BH264	VSS_927
BH265	VSS_928
BH266	VSS_929
BH267	VSS_930
BH268	VSS_931
BH269	VSS_932
BH270	VSS_933
BH271	VSS_934
BH272	VSS_935
BH273	VSS_936
BH274	VSS_937
BH275	VSS_938
BH276	VSS_939
BH277	VSS_940
BH278	VSS_941
BH279	VSS_942
BH280	VSS_943
BH281	VSS_944
BH282	VSS_945
BH283	VSS_946
BH284	VSS_947
BH285	VSS_948
BH286	VSS_949
BH287	VSS_950
BH288	VSS_951
BH289	VSS_952
BH290	VSS_953
BH291	VSS_954
BH292	VSS_955
BH293	VSS_956
BH294	VSS_957
BH295	VSS_958
BH296	VSS_959
BH297	VSS_960
BH298	VSS_961
BH299	VSS_962
BH300	VSS_963
BH301	VSS_964
BH302	VSS_965
BH303	VSS_966
BH304	VSS_967
BH305	VSS_968
BH306	VSS_969
BH307	VSS_970
BH308	VSS_971
BH309	VSS_972
BH310	VSS_973
BH311	VSS_974
BH312	VSS_975
BH313	VSS_976
BH314	VSS_977
BH315	VSS_978
BH316	VSS_979
BH317	VSS_980
BH318	VSS_981
BH319	VSS_982
BH320	VSS_983
BH321	VSS_984
BH322	VSS_985
BH323	VSS_986
BH324	VSS_987
BH325	VSS_988
BH326	VSS_989
BH327	VSS_990
BH328	VSS_991
BH329	VSS_992
BH330	VSS_993
BH331	VSS_994
BH332	VSS_995
BH333	VSS_996
BH334	VSS_997
BH335	VSS_998
BH336	VSS_999
BH337	VSS_1000
BH338	VSS_1001
BH339	VSS_1002
BH340	VSS_1003
BH341	VSS_1004
BH342	VSS_1005
BH343	VSS_1006
BH344	VSS_1007
BH345	VSS_1008
BH346	VSS_1009
BH347	VSS_1010
BH348	VSS_1011
BH349	VSS_1012
BH350	VSS_1013
BH351	VSS_1014
BH352	VSS_1015
BH353	VSS_1016
BH354	VSS_1017
BH355	VSS_1018
BH356	VSS_1019
BH357	VSS_1020
BH358	VSS_1021
BH359	VSS_1022
BH360	VSS_1023
BH361	VSS_1024
BH362	VSS_1025
BH363	VSS_1026
BH364	VSS_1027
BH365	VSS_1028
BH366	VSS_1029
BH367	VSS_1030
BH368	VSS_1031
BH369	VSS_1032
BH370	VSS_1033
BH371	VSS_1034
BH372	VSS_1035
BH373	VSS_1036
BH374	VSS_1037
BH375	VSS_1038
BH376	VSS_1039
BH377	VSS_1040
BH378	VSS_1041
BH379	VSS_1042
BH380	VSS_1043
BH381	VSS_1044
BH382	VSS_1045
BH383	VSS_1046
BH384	VSS_1047
BH385	VSS_1048
BH386	VSS_1049
BH387	VSS_1050
BH388	VSS_1051
BH389	VSS_1052
BH390	VSS_1053
BH391	VSS_1054
BH392	VSS_1055
BH393	VSS_1056
BH394	VSS_1057
BH395	VSS_1058
BH396	VSS_1059
BH397	VSS_1060
BH398	VSS_1061
BH399	VSS_1062
BH400	VSS_1063
BH401	VSS_1064
BH402	VSS_1065
BH403	VSS_1066
BH404	VSS_1067
BH405	VSS_1068
BH406	VSS_1069
BH407	VSS_1070
BH408	VSS_1071
BH409	VSS_1072
BH410	VSS_1073
BH411	VSS_1074
BH412	VSS_1075
BH413	VSS_1076
BH414	VSS_1077
BH415	VSS_1078
BH416	VSS_1079
BH417	VSS_1080
BH418	VSS_1081
BH419	VSS_1082
BH420	VSS_1083
BH421	VSS_1084
BH422	VSS_1085
BH423	VSS_1086
BH424	VSS_1087
BH425	VSS_1088
BH426	VSS_1089
BH427	VSS_1090
BH428	VSS_1091
BH429	VSS_1092
BH430	VSS_1093
BH431	VSS_1094
BH432	VSS_1095
BH433	VSS_1096
BH434	VSS_1097
BH435	VSS_1098
BH436	VSS_1099
BH437	VSS_1100
BH438	VSS_1101
BH439	VSS_1102
BH440	VSS_1103
BH441	VSS_1104
BH442	VSS_1105
BH443	VSS_1106
BH444	VSS_1107
BH445	VSS_1108
BH446	VSS_1109
BH447	VSS_1110
BH448	VSS_1111
BH449	VSS_1112
BH450	VSS_1113
BH451	VSS_1114
BH452	VSS_1115
BH453	VSS_1116
BH454	VSS_1117
BH455	VSS_1118
BH456	VSS_1119
BH457	VSS_1120
BH458	VSS_1121
BH459	VSS_1122
BH460	VSS_1123
BH461	VSS_1124
BH462	VSS_1125
BH463	VSS_1126
BH464	VSS_1127
BH465	VSS_1128
BH466	VSS_1129
BH467	VSS_1130
BH468	VSS_1131
BH469	VSS_1132
BH470	VSS_1133
BH471	VSS_1134
BH472	VSS_1135
BH473	VSS_1136
BH474	VSS_1137
BH475	VSS_1138
BH476	VSS_1139
BH477	VSS_1140
BH478	VSS_1141
BH479	VSS_1142
BH480	VSS_1143
BH481	VSS_1144
BH482	VSS_1145
BH483	VSS_1146
BH484	VSS_1147
BH485	VSS_1148
BH486	VSS_1149
BH487	VSS_1150
BH488	VSS_1151
BH489	VSS_1152
BH490	VSS_1153
BH491	VSS_1154
BH492	VSS_1155
BH493	VSS_1156
BH494	VSS_1157
BH495	VSS_1158
BH496	VSS_1159
BH497	VSS_1160
BH498	VSS_1161
BH499	VSS_1162
BH500	VSS_1163
BH501	VSS_1164
BH502	VSS_1165
BH503	VSS_1166
BH504	VSS_1167
BH505	VSS_1168
BH506	VSS_1169
BH507	VSS_1170
BH508	VSS_1171
BH509	VSS_1172
BH510	VSS_1173
BH511	VSS_1174
BH512	VSS_1175
BH513	VSS_1176
BH514	VSS_1177
BH515	VSS_1178
BH516	VSS_1179
BH517	VSS_1180
BH518	VSS_1181
BH519	VSS_1182
BH520	VSS_1183
BH521	VSS_1184
BH522	VSS_1185
BH523	VSS_1186
BH524	VSS_1187
BH525	VSS_1188
BH526	VSS_1189
BH527	VSS_1190
BH528	VSS_1191
BH529	VSS_1192
BH530	VSS_1193
BH531	VSS_1194
BH532	VSS_1195
BH533	VSS_1196
BH534	VSS_1197
BH535	VSS_1198
BH536	VSS_1199
BH537	VSS_1200
BH538	VSS_1201
BH539	VSS_1202
BH540	VSS_1203
BH541	VSS_1204
BH542	VSS_1205
BH543	VSS_1206
BH544	VSS_1207
BH545	VSS_1208
BH546	VSS_1209
BH547	VSS_1210
BH548	VSS_1211
BH549	VSS_1212
BH550	VSS_1213
BH551	VSS_1214
BH552	VSS_1215
BH553	VSS_1216
BH554	VSS_1217
BH555	VSS_1218
BH556	VSS_1219
BH557	VSS_1220
BH558	VSS_1221
BH559	VSS_1222
BH560	VSS_1223
BH561	VSS_1224
BH562	VSS_1225
BH563	VSS_1226
B	


SR2 1018

REQ1:	SRC0	GLAN
REQ2:	SRC1	SCH
REQ3:	X	OVER CLOCK















R1.1









12G18340120S


R1.1













12G171010261





		Title : IO CON	
ASUSTek COMPUTER INC. NB1		Engineer:	
Size A	Project Name <b>S121</b>		Rev 2.0
Date: Friday, December 05, 2008		Sheet	36 of 97

# LID SENSER



Delete R4223 and R4206

2008/12/02 R 2.0



Placement near CR\_CON2

R 2.0



R 2.0

8/4

# CARD READER

J4201.16 Change Net Name from C0\_SD\_CLK\_MS\_BS to SD\_CLK

2008/12/03 R 2.0




Please as close to card reader socket as possible.

Fix MS Duo Adaptor short issue.  
(SD\_DAT1,SD\_DAT2,XD\_GND short,XD\_CD# may be possible short)  
Only SD2 disconnect








Delete R4224, R4225, R4222, Q4201 and Q4203

2008/12/02 R 2.0







## LCD Power





## DC FAN Control







12G183401804

7/30


R 2.0




2008/11/13





ASUS		Title : HDD CONNECTOR	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name		Rev
A	S121		2.0
Date: Friday, December 05, 2008		Sheet	51 of 97







Pin definition follow AW-NU706




66 SATA\_LED#



30 MARATHON\_LED#



+5VSUS



Title : SW&LED

ASUSTeK COMPUTER INC. NB1

Engineer:

Size  
A

Project Name


S121

Rev  
2.0


Date: Friday, December 05, 2008

Sheet 56 of 97
















## DC IN





## BAT IN










		Title : <b>ME</b>	
ASUSTeK COMPUTER INC. NB1		Engineer:	
Size A	Project Name <b>S121</b>		Rev 2.0
Date: Friday, December 05, 2008		Sheet	65 of 97







EC	SCH
PM_SUSB#	PM_SLPRDY#
PM_SUSC#	$\overline{\text{PM\_SLPRDY\#}} * \text{PM\_SLPMODE} + \text{PM\_SLPRDY\#}$





History  
\_R 2.0\_

2008/11/28

1. Change Part Number from 11G232110311030 to 11G232110311030  
C3106,C3107,C4230,C4518
2. Change Part Number from 11G232110311150 to 11G232110311030  
C6625,C6626,C6627,C6628
3. Change Part Number from 11G232210416360 to 11G232110416030  
C0705,C0707,C0708,C0709,C0710,C0711,C0902,C0903,C0904,C0905
4. Change Part Number from 11G232110416360 to 11G232110416030  
C6602,C6603,C6604,C6605,C6606,C6608,C6614,C6616,C6617,C6618,C6619,C6623,C6624,C6630,C6633
5. Change Part Number from 11G232310431390 to 11G232310431360  
C4602
6. Change Part Number and Package Size from 11G233110412320 & 0603 to 11G232110411030 & 0402  
C4520,C6001,C6004,C6006,C6009
7. Change Part Number from 10G212000004010 to 10G213000003070  
R1408,R4518,R4519
8. Change Part Number from 10G213000003030 to 10G213000003070  
R6602
9. Change Part Number from 10G212000004010 to 10G212000004030  
R1352,R3035,R3044,R3203,R3313,R4204,R4205,R4223,R4224,R4225,R4513,R4516,R4517,R5337,R6609,R6707
10. Change Part Number from 10G215000002010 to 10G215000002030  
R3321
11. Change Part Number from 10G212100214010 to 10G212100214030  
R6702
12. Change Part Number from 10G212106004010 to 10G212106004030  
R1208
13. Change Part Number from 10G213100003030 to 10G213100003020  
R1407
14. Change Part Number & Package size from 10G212100004070 & 0402 to 10G213100003020 & 0603  
R1410
15. Change Part Number from 11G232010004030 to 11G232010004320  
C1221,C1222,C1223,C1224
16. Change Part Number from 11G235210615030 to 11G235210615361  
C1302,C1303,C1304
17. Change Part Number & Package size from 09G01C120400 & 0402 to 09G013120103 & 0603  
L1401
18. Change Part Number from 09G013120114 to 09G013120103  
L2902,L2903,L2904,L6702,L6703,L6704
19. Change Part Number from 11G235310532320 to 11G233110511311  
C4522,C4528,C6003
20. Change Part Number from 11G233222515320 to 11G233222516360  
C1408,C1409
21. Change Part Number and Package Size from 11G233022004320 & 0603 to 11G232022004030 & 0402  
C6716
22. Change Part Number from 11G235222625360 to 11G235222625310  
C5307
23. Change Part Number and Package Size from 11G233027004320 & 0603 to 11G232027004070 & 0402  
C2910,C2911,C3333,C3334
24. Change Part Number and Package Size from 10G213331003030 & 0603 to 10G213331003030 & 0402  
R5702,R5703,R5705,R5706,R5708,R5709,R5710,R5711,R5712
25. Change Part Number from 11G08B247650 to 11G175247650  
CE5101
26. Change Part Number and Package Size from 11G233018004320 & 0603 to 11G232018004030 & 0402  
C6715
27. Add a reserve resistor L4511 to connect with +3V and J4503.1

2008/12/02

28. Delete R4223, R4206, R4224, R4225, R4222, Q4201 and Q4203
29. J4201.23 change net name from D5\_SD\_D1\_SDcon to D5\_SD\_D1
30. J4201.1 change net name from D6\_SD\_D2\_SDcon to D6\_SD\_D2
31. J4201.27 change net name from XD\_CD#\_Dcon to XD\_CD#

2008/12/03


32. J4201.16 Change Net Name from C0\_SD\_CLK\_MS\_BS to SD\_CLK

2008/12/04


33. Add R1233 and connect with PM\_PWROK and PM\_PWROR\_R (U1001.C49)

2008/12/05


34. DNI C4216, C4223
35. Per EMI, add DMIC filter 33ohm, 100pF  
CRT filter 47ohm, 10pF
36. DNI discharge circuits: +2.5VS, +1.5VS, +0.9VS, +1.05S\_SCH, +1.8V

			Title : EE_History		
ASUSTeK COMPUTER INC. NB1			Engineer:		
Size	Project Name				Rev
A4	S121				2.0
Date: Friday, December 05, 2008			Sheet	79	of 97











+1.5VS





+2.5VS




<Variant Name>

		Title :POWER_I/O_ +1.5VS_+2.5VS	
ASUSTeK COMPUTER INC. NB		Engineer: Johnny	
Size B	Project Name UX20		Rev 2.0
Date: Friday, December 05, 2008		Sheet	84 of 97

## POWER PATH & BAT\_LEARN




BATTERY IN DETECT







SUSB#\_PWR POWER



SUSC#\_PWR POWER



SLPIOVR# = 0 (C6) => SWITCH OFF  
SLPIOVR# = 1 (NORMAN) => SWITCH ON

POWER GOOD DETECTER

