


# T12F Block Diagram



FAN + SENSOR  
MAX6657MSA  
PAGE 4

CLOCK GEN  
ICS954310  
PAGE 5

DISCHARGER  
CIRCUIT  
PAGE 37

Power On Sequence  
PAGE 40

DC/BATT IN  
PAGE 41

CPU VCORE  
PAGE 50


SYSTEM PWR  
PAGE 51

BAT & CHARGER  
PAGE 57

« Kennedy Zhang »

ASUS		Title : BLOCK DIAGRAM	
ASUSTeK COMPUTER INC		Engineer: Leon and George	
Size	Project Name	Rev	
Custom	T12H	2.2	
Date: 星期五, 五月 25, 2007	Sheet	1	of 61

6 H\_A#(16..31)  
6 H\_REC#(4..10)  
6 H\_A#(31..17)




**Layout Note:**  
Comp0,2 connect with Z0=27.4 ohm, make trace length shorter than 0.5".  
Comp1,3 connect with Z0=54.9 ohm, make trace length shorter than 0.5".  
Comp[3:0] at least 25 mils away from any other toggling signal.  
27.4 ohm connects with an ~18mil wide trace to comp0.  
54.9 ohm connect with 5mil-wide to comp1

« Kennedy »

BCLK	FSB	BSEL	ABSEL	1BSEL	0BSEL
133	533	L	L	L	H
166	667	L	H	H	H

12G04600479A

68 ? 5% pull-up to Vcc1\_05  
If PROCHOT# is not used, then it must be terminated with a 56 pull-up resistor to VCCP.  
If PROCHOT# is routed between CPU, IMVP and MCH, pull-up resistor has to be 75 Ohm ? 5%



<Variant Name>


**ASUS** Title : YONAH CPU (1)  
ASUSTek COMPUTER INC Engineer: Leon and George

Size	Project Name	Rev
Custom	T12F	

Date: 星期二, 五月 15, 2007 Sheet 2 of 61


YUNAH FSB667			
LFM	TYP	HFM	
VCC 1.14V	1.2V	1.356V	
C4	C3	C0	
ICC 0.9A	7.59A	27A	

YUNAH FSB667			
Min	Typ	Max	
VCCP 0.997V	1.05V	1.102V	
Min	Typ	Max	
ICCP		2.5A	





12G04600479A



**Layout Note:**  
 VCCSENSE/VSSSENSE lines between the CPU and the VR should have a trace width of 18 mils on 7 mils spacing, with trace impedance of  $Z_0=27.4 \text{ Ohm}$ .  
 The VCCSENSE/VSSSENSE should be length matched to within 25 mils.  
 These resistors should be placed within 2 inch of the CPU.






12G04600479A



**Vcc Core Decoupling Caps**  
 Primary side => Bottom side  
 Secondary side => Top side




**R2 . 2**  
 Reduce ESD



<Variant Name>



<b>ASUS</b>		<b>Title : Yonah CPU (2)</b>	
ASUSTek COMPUTER INC		Engineer: <b>Leon and George</b>	
Size	Project Name		Rev
A3	<b>T12F</b>		
Date: 星期二, 五月 18, 2007		Sheet	3 of 61

# Fan Speed Control





KBC will issue a analog ( a voltage level ) signal.

SW: FAN\_DA1 must be low during S3



« Kennedy\_Zhang »



Route H\_THERMDA and H\_THERMDC on the same layer

-----OTHER SIGNALS  
 12 mils  
 =====GND  
 10 mils  
 =====H\_THERMDA(10 mils)  
 10 mils  
 =====H\_THERMDC(10 mils)  
 10 mils  
 =====GND  
 12 mils  
 -----OTHER SIGNALS

Avoid BPSB,Power


Standby Mode: 3uA(Max. 10uA)  
Full Active: 0.5 mA(Max. 1mA)

<-Variant Name>


**Title : THER-SENSOR,FAN**  
 Engineer: Leon and George

ASUS	ASUSTek COMPUTER INC	Rev
Size	Project Name	
A3	T12F	
Date:	星期二, 五月 15, 2007	Sheet 4 of 61

Request	Control net	Net name
PCIE_REQ1#	PCIE0(#),PCIE6(#)	None
PCIE_REQ2#	PCIE1(#),PCIE8(#)	None
PCIE_REQ3#	PCIE2(#),PCIE4(#)	CLK_PCIE_MINICARD(#)
PCIE_REQ4#	PCIE3(#),PCIE5(#),PCIE7(#)	CLK_MCH_3GPLL(#)



Bclk	F5B	F5L	F5LB	F5LA
133	533	L	L	H
166	667	L	H	H




Layout Note:  
Place termination close to source IC

R2.0

R1.1

Kennedy Zhang

Pin34 is PWRSAVE#



SELPCIE0\_LCD#:  
0->pin17, pin18=LCDCLK(96MHz) or 27M/27M\_SS

Realtek:Mount R519, Remove R550 R534

SELLCD\_27#/PCICLK\_F1:  
1->pin17, pin18=LCDCLK(96MHz)

PCICLK2/REQ\_SEL:  
1->pin40, pin41=PREQ1#, PREQ2#

ITP\_EN/PCICLK\_F0:  
1->CPU\_ITP pair

Internal Pull-Up Resistor

PREQ#1  
0=PCIEX 6/0 Not Controlled  
1=PCIEX 6/0 Controlled

PREQ#2  
0=PCIEX 8/1 Not Controlled  
1=PCIEX 8/1 Controlled

PREQ#3  
0=PCIEX 4/2 Not Controlled  
1=PCIEX 4/2 Controlled


PREQ#4  
0=PCIEX 7/5/3 Not Controlled  
1=PCIEX 7/5/3 Controlled

<Variant Name>

<b>ASUS</b>		<b>Title : CLOCK GEN</b>	
ASUSTeK COMPUTER INC		Engineer: Leon and George	
Size	Project Name	Custom	Rev
		<b>T12F</b>	
Date: 星期二, 五月 15, 2007	Sheet	5	of 61

2 H\_D#[0..63]

H\_A#[31..3] 2



**U601A**

H_D#0	F1	H_D#_0
H_D#1	J1	H_D#_1
H_D#2	H1	H_D#_2
H_D#3	J6	H_D#_3
H_D#4	H3	H_D#_4
H_D#5	K2	H_D#_5
H_D#6	G1	H_D#_6
H_D#7	G2	H_D#_7
H_D#8	K9	H_D#_8
H_D#9	K1	H_D#_9
H_D#10	K7	H_D#_10
H_D#11	J8	H_D#_11
H_D#12	H4	H_D#_12
H_D#13	J3	H_D#_13
H_D#14	K11	H_D#_14
H_D#15	G4	H_D#_15
H_D#16	T10	H_D#_16
H_D#17	W11	H_D#_17
H_D#18	T3	H_D#_18
H_D#19	U7	H_D#_19
H_D#20	U9	H_D#_20
H_D#21	U11	H_D#_21
H_D#22	T11	H_D#_22
H_D#23	W9	H_D#_23
H_D#24	T1	H_D#_24
H_D#25	T8	H_D#_25
H_D#26	T4	H_D#_26
H_D#27	W7	H_D#_27
H_D#28	U5	H_D#_28
H_D#29	T9	H_D#_29
H_D#30	W6	H_D#_30
H_D#31	T5	H_D#_31
H_D#32	AB7	H_D#_32
H_D#33	AA9	H_D#_33
H_D#34	W4	H_D#_34
H_D#35	W3	H_D#_35
H_D#36	Y3	H_D#_36
H_D#37	Y7	H_D#_37
H_D#38	W5	H_D#_38
H_D#39	Y10	H_D#_39
H_D#40	AB8	H_D#_40
H_D#41	W2	H_D#_41
H_D#42	AA4	H_D#_42
H_D#43	AA7	H_D#_43
H_D#44	AA2	H_D#_44
H_D#45	AA6	H_D#_45
H_D#46	AA10	H_D#_46
H_D#47	Y8	H_D#_47
H_D#48	AA1	H_D#_48
H_D#49	AB4	H_D#_49
H_D#50	AC9	H_D#_50
H_D#51	AB11	H_D#_51
H_D#52	AC11	H_D#_52
H_D#53	AB3	H_D#_53
H_D#54	AC2	H_D#_54
H_D#55	AD1	H_D#_55
H_D#56	AD9	H_D#_56
H_D#57	AC1	H_D#_57
H_D#58	AD7	H_D#_58
H_D#59	AC6	H_D#_59
H_D#60	AB5	H_D#_60
H_D#61	AD10	H_D#_61
H_D#62	AD4	H_D#_62
H_D#63	AC8	H_D#_63

HOST


H_A#_3	H9	H_A#3
H_A#_4	C9	H_A#4
H_A#_5	E11	H_A#5
H_A#_6	G11	H_A#6
H_A#_7	F11	H_A#7
H_A#_8	G12	H_A#8
H_A#_9	E9	H_A#9
H_A#_10	H11	H_A#10
H_A#_11	J12	H_A#11
H_A#_12	G14	H_A#12
H_A#_13	D9	H_A#13
H_A#_14	H13	H_A#14
H_A#_15	J15	H_A#15
H_A#_16	E14	H_A#16
H_A#_17	D12	H_A#17
H_A#_18	A11	H_A#18
H_A#_19	C11	H_A#19
H_A#_20	A12	H_A#20
H_A#_21	A13	H_A#21
H_A#_22	E13	H_A#22
H_A#_23	G13	H_A#23
H_A#_24	F12	H_A#24
H_A#_25	B12	H_A#25
H_A#_26	C12	H_A#26
H_A#_27	A14	H_A#27
H_A#_28	C14	H_A#28
H_A#_29	D14	H_A#29
H_A#_30	C14	H_A#30
H_A#_31	D14	H_A#31

H_ADS#	E8	H_ADS#	2
H_ADSTB#0	B9	H_ADSTB#0	2
H_ADSTB#1	C13	H_ADSTB#1	2
H_AVREF	J13	H_VREF	2
H_BNR#	C6	H_BNR#	2
H_BPRI#	E6	H_BPRI#	2
H_BREQ#0	G7	H_BREQ#0	2
H_CPURST#	A7	H_CPURST#	2
H_DBSY#	C3	H_DBSY#	2
H_DEFER#	J9	H_DEFER#	2
H_DPWR#	H8	H_DPWR#	2
H_DRDY#	H8	H_DRDY#	2
H_DVREF	K13	H_DVREF	2





H_HIT#	D3	H_HIT#	2
H_HITM#	D4	H_HITM#	2
H_LOCK#	B3	H_LOCK#	2

H_REQ#_0	D8	H_REQ#0	2
H_REQ#_1	G8	H_REQ#1	2
H_REQ#_2	B8	H_REQ#2	2
H_REQ#_3	F8	H_REQ#3	2
H_REQ#_4	A8	H_REQ#4	2

H_RS#_0	B4	H_RS#0	2
H_RS#_1	E6	H_RS#1	2
H_RS#_2	D6	H_RS#2	2



Layout Note:  
 0.1uF should be placed 100mils or less from GND pin.



Signal voltage level =  
 0.3125\*VCCP  
 Trace should be 10 mil wide  
 with 20 mil spacing








CALISTOGA\_Q137

<Variant Name>

**Title : Calistoga MCH (1)**  
 ASUSTeK COMPUTER INC  
 Engineer: Leon and George

Size	Project Name	Rev
B	T12F	

Date: 星期五, 五月 25, 2007 Sheet 6 of 61



Kennedy Zhang

<Variant Name>



ASUSTeK COMPUTER INC Engineer: Leon and George

Table with columns: Size (A3), Project Name (T12F), Rev, Date (2007.05.15), Sheet (7 of 61)

**U601D**

M A D00	AJ35	SA_D00
M A D01	AJ34	SA_D01
M A D02	AM31	SA_D02
M A D03	AK33	SA_D03
M A D04	AJ35	SA_D04
M A D05	AK35	SA_D05
M A D06	AJ32	SA_DM_0
M A D07	AH31	SA_DM_1
M A D08	AN35	SA_DM_2
M A D09	AP33	SA_DM_3
M A D10	AP31	SA_DM_4
M A D11	AP31	SA_DM_5
M A D12	AN38	SA_DM_6
M A D13	AM36	SA_DM_7
M A D14	AM34	SA_DM_8
M A D15	AN33	SA_DM_9
M A D16	AK26	SA_DM_10
M A D17	AL27	SA_DM_11
M A D18	AM26	SA_DM_12
M A D19	AN24	SA_DM_13
M A D20	AK28	SA_DM_14
M A D21	AL28	SA_DM_15
M A D22	AM24	SA_DM_16
M A D23	AP26	SA_DM_17
M A D24	AP23	SA_DM_18
M A D25	AL22	SA_DM_19
M A D26	AP21	SA_DM_20
M A D27	AN20	SA_DM_21
M A D28	AL23	SA_DM_22
M A D29	AP24	SA_DM_23
M A D30	AP20	SA_DM_24
M A D31	AT21	SA_DM_25
M A D32	AR12	SA_DM_26
M A D33	AR14	SA_DM_27
M A D34	AP13	SA_DM_28
M A D35	AP12	SA_DM_29
M A D36	AT13	SA_DM_30
M A D37	AT12	SA_DM_31
M A D38	AL14	SA_DM_32
M A D39	AL12	SA_DM_33
M A D40	AK9	SA_DM_34
M A D41	AN7	SA_DM_35
M A D42	AK8	SA_DM_36
M A D43	AK7	SA_DM_37
M A D44	AP9	SA_DM_38
M A D45	AN9	SA_DM_39
M A D46	AT5	SA_DM_40
M A D47	AL5	SA_DM_41
M A D48	AY2	SA_DM_42
M A D49	AW2	SA_DM_43
M A D50	AP1	SA_DM_44
M A D51	AN2	SA_DM_45
M A D52	AV2	SA_DM_46
M A D53	AT3	SA_DM_47
M A D54	AN1	SA_DM_48
M A D55	AL2	SA_DM_49
M A D56	AG7	SA_DM_50
M A D57	AF9	SA_DM_51
M A D58	AG4	SA_DM_52
M A D59	AF6	SA_DM_53
M A D60	AG9	SA_DM_54
M A D61	AH6	SA_DM_55
M A D62	AF4	SA_DM_56
M A D63	AF8	SA_DM_57

DDR SYSTEM MEMORY A

SA_BS_0	AU12	M A BS#0	M A_BS0 14,16
SA_BS_1	AV14	M A BS#1	M A_BS1 14,16
SA_BS_2	BA20	M A BS#2	M A_BS2 14,16
SA_CAS#	AY13	M A CAS#	M A_CAS# 14,16
SA_DM_0	AJ33	M A DM0	
SA_DM_1	AM35	M A DM1	
SA_DM_2	AL26	M A DM2	
SA_DM_3	AN22	M A DM3	
SA_DM_4	AM14	M A DM4	
SA_DM_5	AL9	M A DM5	
SA_DM_6	AP3	M A DM6	
SA_DM_7	AH4	M A DM7	
SA_DQS_0	AK33	M A DQS0	
SA_DQS_1	AT33	M A DQS1	
SA_DQS_2	AN28	M A DQS2	
SA_DQS_3	AM22	M A DQS3	
SA_DQS_4	AN12	M A DQS4	
SA_DQS_5	AN8	M A DQS5	
SA_DQS_6	AP3	M A DQS6	
SA_DQS_7	AG5	M A DQS7	
SA_DQS#_0	AK32	M A DQS#0	
SA_DQS#_1	AU33	M A DQS#1	
SA_DQS#_2	AN27	M A DQS#2	
SA_DQS#_3	AM21	M A DQS#3	
SA_DQS#_4	AM12	M A DQS#4	
SA_DQS#_5	AL8	M A DQS#5	
SA_DQS#_6	AN3	M A DQS#6	
SA_DQS#_7	AH5	M A DQS#7	
SA_MA_0	AY16	M A A0	
SA_MA_1	AU14	M A A1	
SA_MA_2	AW16	M A A2	
SA_MA_3	BA16	M A A3	
SA_MA_4	BA17	M A A4	
SA_MA_5	AU16	M A A5	
SA_MA_6	AV17	M A A6	
SA_MA_7	AU17	M A A7	
SA_MA_8	AW17	M A A8	
SA_MA_9	AT16	M A A9	
SA_MA_10	AU13	M A A10	
SA_MA_11	AT17	M A A11	
SA_MA_12	AV20	M A A12	
SA_MA_13	AV12	M A A13	
SA_RAS#	AW14	M A RAS#	M A_RAS# 14,16
SA_RCVENIN#	AK23	M A RCVENIN#	M A_RCVENIN# 14,16
SA_RCVENOUT#	AK24	M A RCVENOUT#	M A_RCVENOUT# 14,16
SA_WE#	AY14	M A WE#	M A_WE# 14,16




**U601E**

M B D00	AK39	SB_D00
M B D01	AJ37	SB_D01
M B D02	AP39	SB_D02
M B D03	AR41	SB_D03
M B D04	AJ38	SB_D04
M B D05	AK38	SB_D05
M B D06	AN41	SB_D06
M B D07	AP41	SB_D07
M B D08	AT40	SB_D08
M B D09	AV41	SB_D09
M B D10	AU38	SB_DQ10
M B D11	AY38	SB_DQ11
M B D12	AP38	SB_DQ12
M B D13	AR40	SB_DQ13
M B D14	AW38	SB_DQ14
M B D15	AY38	SB_DQ15
M B D16	BA38	SB_DQ16
M B D17	AY36	SB_DQ17
M B D18	AP36	SB_DQ18
M B D19	AP36	SB_DQ19
M B D20	BA36	SB_DQ20
M B D21	AU36	SB_DQ21
M B D22	AP35	SB_DQ22
M B D23	AP34	SB_DQ23
M B D24	AY33	SB_DQ24
M B D25	BA33	SB_DQ25
M B D26	AT31	SB_DQ26
M B D27	AU29	SB_DQ27
M B D28	AU31	SB_DQ28
M B D29	AW31	SB_DQ29
M B D30	AY29	SB_DQ30
M B D31	AW29	SB_DQ31
M B D32	AM19	SB_DQ32
M B D33	AL19	SB_DQ33
M B D34	AP14	SB_DQ34
M B D35	AN14	SB_DQ35
M B D36	AN17	SB_DQ36
M B D37	AM16	SB_DQ37
M B D38	AP15	SB_DQ38
M B D39	AL15	SB_DQ39
M B D40	AJ11	SB_DQ40
M B D41	AH10	SB_DQ41
M B D42	AJ9	SB_DQ42
M B D43	AK9	SB_DQ43
M B D44	AK13	SB_DQ44
M B D45	AH11	SB_DQ45
M B D46	AK10	SB_DQ46
M B D47	AJ8	SB_DQ47
M B D48	BA10	SB_DQ48
M B D49	AW10	SB_DQ49
M B D50	BA4	SB_DQ50
M B D51	AW4	SB_DQ51
M B D52	AY10	SB_DQ52
M B D53	AY9	SB_DQ53
M B D54	AW5	SB_DQ54
M B D55	AY5	SB_DQ55
M B D56	AV4	SB_DQ56
M B D57	AP5	SB_DQ57
M B D58	AK4	SB_DQ58
M B D59	AK3	SB_DQ59
M B D60	AT4	SB_DQ60
M B D61	AK5	SB_DQ61
M B D62	AJ5	SB_DQ62
M B D63	AJ3	SB_DQ63

DDR SYSTEM MEMORY B

SB_BS_0	AT24	M B BS#0	M B_BS0 15,16
SB_BS_1	AV23	M B BS#1	M B_BS1 15,16
SB_BS_2	AY28	M B BS#2	M B_BS2 15,16
SB_CAS#	AR24	M B CAS#	M B_CAS# 15,16
SB_DM_0	AK36	M B DM0	
SB_DM_1	AR38	M B DM1	
SB_DM_2	AT36	M B DM2	
SB_DM_3	BA31	M B DM3	
SB_DM_4	AL17	M B DM4	
SB_DM_5	AH8	M B DM5	
SB_DM_6	BA5	M B DM6	
SB_DM_7	AN4	M B DM7	
SB_DQS_0	AM39	M B DQS0	
SB_DQS_1	AT39	M B DQS1	
SB_DQS_2	AU35	M B DQS2	
SB_DQS_3	AP29	M B DQS3	
SB_DQS_4	AR16	M B DQS4	
SB_DQS_5	AR10	M B DQS5	
SB_DQS_6	AR7	M B DQS6	
SB_DQS_7	AN5	M B DQS7	
SB_DQS#_0	AM40	M B DQS#0	
SB_DQS#_1	AU39	M B DQS#1	
SB_DQS#_2	AT35	M B DQS#2	
SB_DQS#_3	AP29	M B DQS#3	
SB_DQS#_4	AP16	M B DQS#4	
SB_DQS#_5	AT10	M B DQS#5	
SB_DQS#_6	AT7	M B DQS#6	
SB_DQS#_7	AP5	M B DQS#7	
SB_MA_0	AY23	M B A0	
SB_MA_1	AW24	M B A1	
SB_MA_2	AY24	M B A2	
SB_MA_3	AR28	M B A3	
SB_MA_4	AT27	M B A4	
SB_MA_5	AU27	M B A5	
SB_MA_6	AV28	M B A6	
SB_MA_7	AV27	M B A7	
SB_MA_8	AW27	M B A8	
SB_MA_9	AV24	M B A9	
SB_MA_10	AV24	M B A10	
SB_MA_11	BA27	M B A11	
SB_MA_12	AY27	M B A12	
SB_MA_13	AR23	M B A13	
SB_RAS#	AU23	M B RAS#	M B_RAS# 15,16
SB_RCVENIN#	AK16	M B RCVENIN#	M B_RCVENIN# 15,16
SB_RCVENOUT#	AK18	M B RCVENOUT#	M B_RCVENOUT# 15,16
SB_WE#	AR27	M B WE#	M B_WE# 15,16



CALISTOGA\_Q137

CALISTOGA\_Q137

Kennedy\_Zh

<Variant Name>

**ASUS** Title : Calistoga DDR2 (3)



ASUSTeK COMPUTER INC Engineer: Leon and George

Size	Project Name	Rev
A3	T12F	

Date: 星期五, 五月 15, 2007 Sheet 8 of 61




Layout Note:  
Place filter components  
close to GMCH



Layout Note:  
These Caps should be within  
250 mils of edge of GMCH

Layout Note:  
0.1uF caps in 1.5VS\_xPLL  
need to be located as edge  
caps within 200 mils.




Layout Note:  
These 0.1uF caps should be  
placed within 200 mils of  
edge




Layout Note:  
These Caps should be within 250 mils of  
edge of GMCH

« Kennedy\_Zhang »


POWER



Layout Note:  
Place in cavity




Layout Note:  
These Caps used in +3VS\_TVDACx  
should be within 250 mils of edge of  
GMCH




NOTE: 0.1UF CAPS USED IN +1.5VS,  
+3.3VS  
+2.5VS should be placed within  
200 mils of edge.


ASUS Title: Calistoga Power (4)  
ASUSTeK COMPUTER INC Engineer: Leon and George  
Size: A3 Project Name: T12F  
Date: 星期四, 五月 18, 2007 Sheet 9 of 61




ASUS Title : Clistoga GND (5)  
 ASUSTeK COMPUTER INC Engineer: Leon and George  
 Custom Project Name  
 Date: 2007.05.15 Sheet 10 of 61




**CFG5 : DMI X2 Select**  
 LOW = DMI X 2  
**HIGH = DMI X 4 (Default)**




**CFG16 : FSB DYNAMIC ODT**  
 LOW = Dynamic ODT Disabled  
**HIGH = Dynamic ODT Enabled (Default)**




**CFG7 : CPU STRAP**  
 LOW = Reserved  
**HIGH = Mobility CPU (Default)**



**CFG18 : GMCH Core Voltage Level**  
 LOW = 1.05V  
**HIGH = 1.5V (default)**




**CFG9 : PCIE GRAPHIC LANE**  
 LOW = REVERSE LANES  
**HIGH = NORMAL OPERATION (Default)**



**CFG19 : DMI LANE REVERSAL**  
 LOW = NORMAL  
 HIGH = LANES REVERSED

CFG[17..3] have internal pullup resistors.  
 CFG[19..18] have internal pulldown resistors.  
 SDVOCRTL\_DATA has internal pulldown resistors.


<< Kennedy\_Zhang >>




**CFG11 : Reserved but need to be pull low**

CFG All are sampled with respect to the leading edge of the GMCH PWROK

2:0	FSB Freq select	001 = FSB533 011 = FSB667
4:3		
5	DMI X 2 Select	0 = DMI X 2 1 = DMI X 4 (Default)
6		
7	CPU Strap	0 = Reserved 1 = Mobile CPU (Default)
8		
9	PCIE Graphics Lane	0 = Reverse Lanes 1 = Normal (Default)
11:10	Reversal	
13:12	XOR/ALLZ	00 = Partial Clock Gating Disable 01 = XOR Mode Enabled 10 = All-Z Mode Enabled 11 = Normal operation (Default)
15:14		
16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
17		
SDVO_C TRLDATA	SDVO Present	0 = No SDVO Card Present (Default) 1 = SDVO Card Present
18	VCC select	0 = 1.05V (Default) 1 = 1.5V
19	DMI Lane Reversal	0 = Normal (Default) 1 = Reverse Lanes
20	SDVO/PCIE concurrent	0 = Only SDVO or PCIE x1 is operational (Default) 1 = SDVO and PCIE x1 are operating simultaneously via the PEG port




### LCD Panel Power



3~3.6V  
Full Active: 410 mA(Max. 500 mA)  
3~3.6V  
S0-S1 M: 410 mA(Max. 500 mA)

### LCD LVDS Interface



### LCD Backlight Control



BIOS  
LCD\_BACKOFF#  
When user push "Fn+F7" button  
BIOS active this pin to turn On/Off backlight

EC  
INVTER\_DA:  
EC output D/A signal ( adjust voltage level) to  
adjust backlight

*Inverter Board  
built in 14.1W  
LCD Panel*


*< Kennedy\_Zhang >*

USB4  
For  
CMOS  
Camera




700V rms@5 mA rms  
(Min. 3 mA rms)6 mA  
rms(Max. 6.5 mA  
rms)


# TV OUT







<< Kennedy\_Zhang >>



# CRT OUT







Layout Note: Place these Caps near SO DIMM 0




SO-DIMM 0 is placed farther from the GMCH than SO-DIMM 1

Address reference +1.8V, add four 0.1uF decoupling CAP.


SMBus Slave Address: A4H




Layout Note: Place these Caps near SO DIMM 0



Layout Note: Place these Caps near SO DIMM 0









Layout Note: Place these High-Freq decoupling Caps near the GMCH




Layout Note: Place these CAPs near the GMCH

1	56Ohm	16	RN1602A	M_CKE2
2	56Ohm	15	RN1602B	M_CKE3
3	56Ohm	14	RN1602C	M_B_BS2
4	56Ohm	13	RN1602D	M_B_A9
5	56Ohm	12	RN1602E	M_B_A12
6	56Ohm	11	RN1602F	M_B_A8
7	56Ohm	10	RN1602G	M_B_A11
8	56Ohm	9	RN1602H	M_B_A6
1	56Ohm	16	RN1603A	M_B_A7
2	56Ohm	15	RN1603B	M_B_A5
3	56Ohm	14	RN1603C	M_B_A3
4	56Ohm	13	RN1603D	M_B_A4
5	56Ohm	12	RN1603E	M_B_A2
6	56Ohm	11	RN1603F	M_B_A1
7	56Ohm	10	RN1603G	M_B_A0
8	56Ohm	9	RN1603H	M_B_WE#
1	56Ohm	16	RN1604A	M_B_BS1
2	56Ohm	15	RN1604B	M_B_A10
3	56Ohm	14	RN1604C	M_B_RAS#
4	56Ohm	13	RN1604D	M_B_BS0
5	56Ohm	12	RN1604E	M_B_A13
6	56Ohm	11	RN1604F	M_B_CAS#
7	56Ohm	10	RN1604G	M_ODT2
8	56Ohm	9	RN1604H	M_CS#2
1	56Ohm	2	RN1605A	M_CS#3
3	56Ohm	4	RN1605B	
5	56Ohm	6	RN1605C	
7	56Ohm	8	RN1605D	M_ODT3
1	56Ohm	16	RN1606A	M_A_A12
2	56Ohm	15	RN1606B	M_A_BS2
3	56Ohm	14	RN1606C	M_A_A11
4	56Ohm	13	RN1606D	M_A_A7
5	56Ohm	12	RN1606E	M_A_A6
6	56Ohm	11	RN1606F	M_CKE1
7	56Ohm	10	RN1606G	M_CKE0
8	56Ohm	9	RN1606H	M_A_A9
1	56Ohm	16	RN1607A	M_A_A5
2	56Ohm	15	RN1607B	M_A_A4
3	56Ohm	14	RN1607C	M_A_A3
4	56Ohm	13	RN1607D	M_A_A3
5	56Ohm	12	RN1607E	M_A_A0
6	56Ohm	11	RN1607F	M_A_A2
7	56Ohm	10	RN1607G	M_A_A8
8	56Ohm	9	RN1607H	
1	56Ohm	16	RN1608A	M_A_A10
2	56Ohm	15	RN1608B	M_A_BS1
3	56Ohm	14	RN1608C	M_A_RAS#
4	56Ohm	13	RN1608D	M_A_BS0
5	56Ohm	12	RN1608E	M_A_A1
6	56Ohm	11	RN1608F	M_A_A13
7	56Ohm	10	RN1608G	M_A_CAS#
8	56Ohm	9	RN1608H	M_A_WE#
1	56Ohm	2	RN1609A	M_ODT0
3	56Ohm	4	RN1609B	M_CS#0
5	56Ohm	6	RN1609C	M_CS#1
7	56Ohm	8	RN1609D	M_ODT1









**Layout note:**  
Place one cap close to every 2 pull-up resistors terminated to +0.9VS



<Variant Name>

		<b>Title : DDR2 TERM</b>	
ASUSTeK COMPUTER INC		Engineer: <i>Leon and George</i>	
Size A4	Project Name <b>T12F</b>	Rev	
Date: 星期二, 五月 15, 2007	Sheet 16	of	61





DPRSTP# routing from Intel 82801GBM to Yonah processor is required. Routing to VR must be done last and must have de-bounce filtering to handle daisy chain topology.

24 ? 5% series termination resistor placed within 2" from Intel 82801GBM, 56 ? 5% pull-up resistor has to be within 2" from the series resistor






ACZ_SDOUR	PWROK rising	TP3 pull low: allow entrance to XOR Chain testing TP3 not pull low: sets bit 1 of RPC.PC	PD
ACZ_SYNC	PWROK rising	sets bit 0 of RPC.PC	PD
EE_CS		should not be pulled high	PD
EE_DOOUT		should not be pulled low	PU
GNT2#		should not be pulled low	PU
GNT3#	PWROK rising	low: "top-block swap" mode	PU
GNT5#/GPIO17#		GNT5# GNT4#	
GNT4#/GPIO48	PWROK rising	0 1 SPI 1 0 PCI 1 1 LPC	PU

GPIO16 /DPRSLV#		should not be pulled high	PD
GPIO25	RSRST# rising	should not be pulled low	PU
INTRVREN	ALWAYS	high: Enable integrated VccSus1_05 VRM	
LNKALERT#		REQUIRE an external pull-up R	Need PU
REQ[4:1]#	PWROK rising		
SATALED#		should not be pulled low	Conditional PU
SPKR	PWROK rising	high: "No reboot" mode	PD
TP3	PWROK rising	should not be pulled low unless using XOR Chain testing	PU

ASUS Title : ICH7-M (1/4)  
 ASUSTek COMPUTER INC Engineer: Leon and George  
 Size Project Name  
 Custom T12F  
 Date: 星期五, 五月 18, 2007 Sheet 17 of 61

PCI Device

Device	IDSEL#	REQ#/GNT#	Interrupts
CardBus	AD17	REQ1#/GNT1#	B, C, D
LAN	AD23	REQ2#/GNT2#	A






ASUS Title: ICH7-M (2/4) Engineer: Leon and George

ASUSTek COMPUTER INC

Size Project Name



Custom T12F

Date: 星期二, 五月 15, 2007 Sheet 18 of 61




**GPIO Power Plane**


CPU Vcore GPIO[49]  
 5V Core GPIO[5:1]  
 3.3V Core GPIO[0][7:6][23:16][39:32][48]  
 3.3V Resume GPIO[15:8][31:24]



PCB\_VID3 : PROJECT CODE  
 PCB\_VID 0 1 2  
 MB V1.0 0 0 0





<b>ASUS</b>		<b>Title : ICH7-M (4/4)</b>	
ASUSTeK COMPUTER INC		Engineer: Leon and George	
Size	Project Name		Rev
A3	<b>T12F</b>		
Date: 星期四, 五月 18, 2007	Sheet	20	of 61



<b>ASUS</b>		<b>Title : AD1986AJCPZ</b>	
ASUSTek COMPUTER INC NPI		Engineer: Leon and George	
Size	Project Name	T12F	Rev
Custom	P/N	<OrgAddr2>	
Date: 星期五, 五月 18, 2007	Sheet	21	of 61




**BPF first, then Power Amp**

Woofer frequency response setting:  $FL = 153Hz$   
 $FH = 2.26KHz$




(Headphone Mode)  $FL = TBD$   
 (Headphone Mode)  $FH = TBD$

*<< Kennedy Zhang >>*




Change for Layout

(Microphone)FL = 33.86 Hz  
(Microphone)FH = 4.08K Hz




<Variant Name>

		<b>Title : MIC Pre-AMP</b>	
ASUSTeK COMPUTER INC		Engineer: <i>Leon and George</i>	
Size	Project Name	Rev	
A4	<b>T12F</b>		
Date: 星期一, 五月 21, 2007	Sheet	23	of 61





### ISA ROM



<Variant Name>


		<b>Title : ISA ROM</b>	
ASUSTeK COMPUTER INC		Engineer: <i>Leon and George</i>	
Size	Project Name		Rev
A4	<b>T12F</b>		
Date: 星期二, 五月 15, 2007		Sheet	24 of 61








**!! ExpressCard Standard 1.0:**  
 Change Pin7 from RESERVED to SMBCLK  
 Change Pin8 from SMBCLK to SMBDATA  
 Change Pin9 from SMBDATA to +1.5V

**NewCard Header**






*Kennedy\_Zhang*



<Variant Name>




<b>ASUS</b>		<b>Title : NEWCARD</b>	
ASUS TeK COMPUTER INC. NBI		Engineer: <b>Leon and George</b>	
Size	Project Name		Rev
Custom	<b>T12F</b>		
Date: 星期五, 五月 15, 2007		Sheet	25 of 61

# MINI PCIE X CONNECTOR



+3V : 1000 mA (peak)  
 +1.5V: 500mA (peak)  
 +3VSUS : 330mA (peak)

Check O/D output or push pull




<< Kennedy\_Zhang >>



<Variant Name>

<b>ASUS</b>		<b>Title : MINI PCIE X</b>	
ASUSTeK COMPUTER INC		Engineer: Leon and George	
Size	Project Name	Rev	
A3	T12F		
Date: 星期二, 五月 15, 2007		Sheet	26 of 61

For Bluetooth





### WLAN/BT ON/OFF Control




<< Kennedy\_Zhang >>  
For Side SW

<Variant Name>

<b>ASUS</b>		<b>Title : Blue Tooth</b>
ASUSTeK COMPUTER INC		Engineer: <b>Leon and George</b>
Size	Project Name	Rev
Custom	<b>T12F</b>	
Date: 星期五, 五月 24, 2007	Sheet	27 of 61





# SATA HDD



# PATA HDD








<< Kennedy\_Zhang >>

# CD-ROM




<Variant Name>

<b>ASUS</b>		<b>Title : PATA-SATA &amp; ODD</b>
ASUSTeK COMPUTER INC. N81		Engineer:
Size	Project Name	Rev
Custom	<b>T12F</b>	
Date: 星期二, 五月 21, 2007	Sheet	28 of 61



TYPE	JP	UK	US
KID0	H	H	L
KID1	L	H	L





TBD

Copyright Zhang

ASUS Title: EC IT8510TE  
 ASUSTeK COMPUTER INC Engineer: Leon and George  
 Size: A3 Project Name: T12F  
 Date: 星期四, 五月 18, 2007 Sheet: 29 of 61

### EC Hardware Strap


*Strap value sampled after VSTBY power up reset*






**BADDR[1:0]**  
 No pull up: The register pair to access PNPCFG is 002Eh and 002Fh.  
 Ext 10K up on BADDR0: The register pair to access PNPCFG is 004Eh and 004Fh.  
 Ext 10K up on BADDR1: The register pair to access PNPCFG is determined by EC domain registers SWCBALR and SWCBAHR.

### EC ADC

#### Battery



#### Adaptor








**SHBM**  
 No pull up: Disable shared memory with host BIOS  
 Ext 10K up: Enable shared memory with host BIOS

**PPEN**  
 No pull up: Normal KBS interface pins are switched to parallel port interface for in-system programming.  
 Ext 10K up:




<< Kennedy\_Zhang >>


### Touchpad



<Variant Name>


<b>ASUS</b>		<b>Title : EC IT8510TE(2/2)</b>
ASUSTeK COMPUTER INC		Engineer: <b>Leon and Ge</b>
Size	Project Name	Rev
A3	<b>T12F</b>	
Date: 星期五, 五月 18, 2007	Sheet	30 of 61







<< Kennedy Zhang >>







Card Detect Table		
	MDIO00	MDIO01
XD	Low	Low
SD	Low	High
MS	High	Low

For Memory Stick Duo Adaptor shielding ground issue




<< Kennedy\_Zhang >>

R2.3



<Variant Name>

<b>ASUS</b>		<b>Title 4 in 1 CARD READER</b>	
ASUSTeK COMPUTER INC		Engineer: <b>Leon and George</b>	
Size A3	Project Name <b>T12F</b>	Date: 星期五, 五月 25, 2007	Sheet 33 of 61







« Kennedy\_Zhang »

Layout Note:  
L\_TDP, L\_TDN termination resistors should be near chip



Layout Note:  
L\_RDP, L\_RDN termination resistors should be near transformer



<Variant Name>





**ASUS** Title: LAN RTL8100CL  
 ASUSTeK COMPUTER INC Engineer: Leon and George

Size	Project Name	Rev
A3	T12F	

Date: 星期二, 五月 15, 2007 Sheet 34 of 61

# LAN PORT



www.bufanxiu.com






R1.2

# MDC CONNECTOR



« Kennedy Zhang »




ASUS		Title : RJ11/45 & MDC	
ASUSTeK COMPUTER INC		Engineer: Leon and George	
Size	Project Name	Rev	
Custom	T12F		
Date: 星期五, 五月 15, 2007	Sheet	35 of	61



<< Kennedy\_Zhang >>








<Variant Name>



		<b>Title :</b> Discharge Circuit
ASUSTeK COMPUTER INC		<b>Engineer:</b> Leon and George
Size	Project Name	Rev
A4	<b>T12F</b>	
Date: 星期二, 五月 15, 2007		Sheet 37 of 61

# Main Board SW & LED

www.bufanxiu.com





<< Kennedy\_Zhang >>



<Variant Name>




<b>ASUS</b>		<b>Title :SW/LED</b>	
ASUSTek COMPUTER INC		Engineer: Leon and George	
Size	Project Name		Rev
B	T12F		
Date: 星期五, 五月 18, 2007	Sheet	38	of 61




<< Kennedy\_Zhang >>

<Variant Name>

		<b>Title : FINGER PRINT</b>
ASUSTeK COMPUTER INC		Engineer: <b>Leon and George</b>
Size A	Project Name <b>T12F</b>	Rev
Date: 星期二, 五月 15, 2007		Sheet 39 of 61



*<< Kennedy Zhang >>*  
 Reserve for  
 99ms delay





<Variant Name>


		<b>Title : POWER-ON SEQ.</b>	
ASUSTeK COMPUTER INC		Engineer: <i>Leon and George</i>	
Size	Project Name	Rev	
A4	<b>T12F</b>		
Date: 星期二, 五月 15, 2007	Sheet	40	of 61



### DC Power Jack




Without Battery & Pull out Adapter




<< Kennedy Zhang >>

<b>ASUS</b>		<b>Title : DC/ BATT IN</b>	
ASUSTeK COMPUTER INC		Engineer: <b>Leon and George</b>	
Size	Project Name		Rev
A4	<b>T12F</b>		
Date:	星期二, 五月 15, 2007	Sheet	41 of 61



<Variant Name>


		<b>Title : TPM</b>
ASUSTeK COMPUTER INC		Engineer: ~
Size A	Project Name <b>T12F</b>	Rev
Date: 星期二, 五月 15, 2007		Sheet 42 of 61



VCC\_3V POWER :  
PME#, SPKROUT, RI\_OUT#  
HWSUSP#, GBRST#, IRQn  
CCD1#, CCD2#, VS1#, VS2#  
TEST, VCC5EN#, VCC3EN#  
VPPEN0, VPPEN1, SD/MS /IF

VCCPCI POWER :  
PCI BUS

VCC\_SLOT POWER :  
CARD\_BUS,  
AUDIO , CSTSCHG



MDIO00-> SD Card Detect  
MDIO01-> MS Card Detect  
MDIO02-> XD Card Enable  
MDIO03-> SD Write Protect /XD Card Ready/Busy#  
MDIO04-> SD/MS/XD Card Power0 Control  
MDIO05-> XD Card Write Protect  
MDIO06-> SD/MS/MS LED  
MDIO07-> SD/MS External Clock  
MDIO08-> SD Command/MS Bus State /XD Card Write Enable  
MDIO09-> SD/MS Clock /XD Card Read Enable  
MDIO10-> SD/MS/XD Data 0  
MDIO11-> SD/MS/XD Card 1  
MDIO12-> SD/MS/XD Data 2  
MDIO13-> SD/MS/XD Data 3  
MDIO14-> XD Data 4  
MDIO15-> XD Data 5  
MDIO16-> XD Data 6  
MDIO17-> XD Data 7  
MDIO18-> XD Card Command Latch  
MDIO19-> XD Card Address Latch

GBRST# POWER SEQ  
+3V ==> (GBRST#/CB\_HWSUSP#) ==> PCIRST#

H/W SUSPEND# POWER SEQ :  
SUSPEND : CB\_HWSUSP# LO=> PCIRST# LO=> +3VS OFF  
RESUME : +3VS ON => PCIRST# HI=> CB\_HWSUSP# HI


<Variant Name>

**Title : RICOH R5C841**  
**Engineer: Leon and George**

ASUSTek COMPUTER INC  
Size Project Name  
Custom T12F

Date: 星期五, 五月 18, 2007 Sheet 43 of 61

Open Drain :  
PME#,  
SERR#,  
INTn#




SPKRCB PULL DOWN : USE SROM

RICOH R5C841 :  
INT A#-> CARDBUS  
INT B#-> 1394  
INT C#-> CARD READER

UDIO03 H : Enable SD  
UDIO04 H : Enable MS  
VPPEN0 H : Enable XD







# PCMCIA SOCKET

CCD1# CCD2#  
L L 16bit  
OTHER 32bit



- CINT#/IREQ# 1 T4402
- CSERR#/WAIT# 1 T4403
- CREQ#/INPACK# 1 T4404
- AUDIO/SPKR\_IN#/BVD2 1 T4405
- CSTOP#/A20 1 T4406
- CDEVSEL#/A21 1 T4407
- CTRDY#/A22 1 T4408
- CIRDY#/A15 1 T4409
- CSTSCHG#/STSCHG#/BVD1 1 T4401
- CBLOCK#/A19 1 T4410
- CPERR#/A14 1 T4411
- CCLKRUN#/IOIS16# 1 T4412

<< Kennedy Zhang >>




<Variant Name>

**ASUS** Title: CARBUS SOCKET  
ASUSTek COMPUTER INC Engineer: Leon and George


Size	Project Name	Rev
A3	T12F	

Date: 星期二, 五月 21, 2007 Sheet 44 of 61


ABCDH



F




固定孔




<< Kennedy\_Zhang >>

I



G



<Variant Name>

<b>ASUS</b>		<b>Title : SCREW HOLE</b>	
ASUSTeK COMPUTER INC		Engineer: Leon and George	
Size A4	Project Name <b>T12F</b>	Rev	
Date: 星期五, 五月 18, 2007		Sheet	45 of 61

**R1.1**

Page	Action	Reason
5	Add R566,R567,R568,R569 to divide voltage.	Clock GEN output voltage is too high.
17	Add R1733~R1737 (Reserve)	For EMI request
17	Add R1729~R1732	Add MDC feature
22	Change C2222 from 0.1uF to 0.47uF	Delay the HP turn-on timing to avoid noise at the system power on.
22	Add R2233 and L2202 to link the different GND	For EMI request
26	Add CON2603	Only use for debug, it will be deleted before MP
31	Add C3101~C3103	Reduce power rippler of R5C832
31	Add R3103	UDIO5 pull high to disable external EEPROM
35	Add CON3203 and MDC relative circuit	Add MDC feature
38	Change power LED power from +5VS to +5V	Slove LED can't flash in S3

**R1.2**

Page	Action	Reason
4	Add U402 and relative circuit.	Add hardware thermal protection circuit
12	Change L1204,L1205,C1209,1210	For EMI request
12	Change L1210 to 1k ohm	Reduce leakage current.
13	Change L1304~L1306 to 150nH and C1308 C1310 C1312 change to 10pF	Improve CRT signal
21	All R1.2 modification in this page	Follow ADI recommend vlaue to get Vista logo.
22	All R1.2 modification in this page	Follow ADI recommend vlaue to get Vista logo.
23	All R1.2 modification in this page	Improve microphone quality
30	Add R3022	Reserve RF_LED feature
38	Del Q3005 and link PWR_LED#_R to LED directly	Cost down
41	Add F4101 and JP4101	Reserve, normal use JP4101
43	Add R4314	Reserve, normal no use

**R2.0**

Page	Action	Reason
5	Change C516,C517 value	Tune up accuracy of 14.318MHz.
17	Change C1702,C1703 value	Tune up accuracy of 32.768KHz.
21	Add R2111 to pull high	Avoid input pin NC.
29	Change C2911,C2915 value	Tune up accuracy of 32.768KHz.
36	Modify Q3601 circuit	Solve system will auto turn-on when remove USB HDD with external power.
38	Add C3804	For ESD request
41	Change R4508 from 16.9K to 20K ohm	Solve shutdown issue when plug-in AC jack in low battery mode.
10	Add CE1003	Reduce power rippler of +1.8V

**R2.2**


Page	Action	Reason
29	Add R2918 and change C2910 to 0.1uF	Solve CMOS clear issue.
33	Add C3306	Solve Type-H XD can't work normally.
38	Change R3805,R3806,R3809 to 180ohm(1/10W)	Improve Derating


**R2.3**

Page	Action	Reason
33	Change CON3301 to ALPS	Prevent card from being shaved by connector

*<< Kennedy\_Zhang >>*

<Variant Name>

		<b>Title : HISTORY</b>
ASUSTeK COMPUTER INC		Engineer: <b>Leon and George</b>
Size A3	Project Name <b>T12F</b>	Rev
Date: 星期二, 五月 15, 2007		Sheet 46 of 61



<< Kennedy\_Zhang >>

Power On Sequence

1 → 14

EC GPIO SETTING

Pin	Pin Name	Signal Name	Type	Pin	Pin Name	Signal Name	Type
32	PWM0/GPA0	BRIGHT_PWM		48	GPH0	VSUS_ON	O
33	PWM1/GPA1	FAN_PWM	O	54	GPH1	VSUS_GD#	I
36	PWM2/GPA2	/		55	GPH2	IMVPOK#	I
37	PWM3/GPA3	/		69	GPH3	PM_PWRBTN#	O
38	PWM4/GPA4	CHG_LED_UP#	O	70	GPH4	SUSC_EC#	O
39	PWM5/GPA5	PWR_LED_UP#	O	75	GPH5	SUSB_EC#	O
40	PWM6/GPA6	BATSEL_3S#		76	GPH6	CPU_VRON	O
43	PWM7/GPA7	LCD_BACKOFF#	O	105	GPH7	PM_RSMRST#	O
153	RXD/GPB0	NUM_LED	O	148	GPIO	ICH7_PWROK	O
154	TXD/GPB1	CAP_LED	O	149	GPIO1	WATCH_DOG#	O
162	GPB2	SCRL_LED	O	152	GPIO2	/	
163	SMCLK0/GPB3	SMCLK_BAT	I/O	155	GPIO3	CHG_EN#	O
164	SMDAT0GPB4	SMDATA_BAT	I/O	156	GPIO4	PRECHG	O
5	GA20/GPB5	A20GATE	O	168	GPIO5	BAT_LL#	O
6	KBRST#/GPB6	RC_IN#	O	174	GPIO6	BAT_LEARN	O
165	GPB7	THRO_CPU	O				
				8	GPL0	WLAN_ON#	O
169	SMCLK1/GPC1	SMB1_CLK	I/O	11	GPL1	BT_ON#	O
170	SMDAT1/GPC2	SMB1_DAT	I/O	12	GPL2	RF_OFF_SW#	I
171	GPC3	/		20	GPL3	RF_LED	O
172	TMRI0/WUI2/GPC4	ACIN_OC#	I	92	CRX	CRX	I/O
175	GPC5	OP_SD#	O				
176	TMRI1/WUI3/GPC6	BAT_IN_OC#	I				
1	CK32KOUT/GPC7	/	O				
26	RI1#/WUI0/GPD0	PM_SUSB#	I				
29	RI2#/WUI1/GPD1	PM_SUSC#	I				
30	LPCRST#/WUI4/GPD2	PLT_RST#	I				
31	ECSCI#/GPD3	EXT_SCI#	O				
41	GPD4	/	I				
42	GINT/GPD5	/					
62	TACH0/GPD6	FANO_TACH	I				
63	TACH1/GPD7	/	O				
87	ADC4/GPE0	WLAN_SW#	I				
88	ADC5/GPE1	/	I				
89	ADC6/GPE2	MARATHON#	I				
90	ADC7/GPE3	DISTP_SW#	I				
2	PWRSW/GPE4	PWRSW_EC	I				
44	WUI5/GPE5	/					
24	LPCPD#/WUI6/GPE6	LID_EC#	I				
25	CLKRUN#/WUI7/GPE7	/	O				
110	PS2CLK0/GPF0	/					
111	PS2DAT0/GPF1	/					
114	PS2CLK1/GPF2	/	I/O				
115	PS2DAT1/GPF3	/	I/O				
116	PS2CLK2/GPF4	TP_CLK					
117	PS2DAT2/GPF5	TP_DAT					
118	PS2CLK3/GPF6	PWRLMT#					
119	PS2DAT3/GPF7	/	I				
113	FA16/GPG0	FA16					
112	FA17/GPG1	FA17					
104	FA18/GPG2	FA18					
103	FA19/GPG3	/					
3	FA20/GPG4	THRM_CPU#	I				
4	FA21/GPG5	/					
27	LPC80HL/GPG6	PMTHERM#	O				
28	LPC80LL/GPG7	AC_APR_UC#	I				

ICH7M GPIO SETTING

Pin	Pin Name	Signal Name	Type
AB18	GPIO00/BM_BUSY#	PM_BMBUSY#	I
C8	GPIO01/REQ5#	PCI_REQ#5	I
G8	GPIO02/PIRQE#	PCI_INTE#	I
F7	GPIO03/PIRQF#	PCI_INTF#	I
F8	GPIO04/PIRQG#	PCI_INTG#	I
G7	GPIO05/PIRQH#	PCI_INTH#	I
AC21	GPIO06	BT_LED	I/O
AC18	GPIO07	/	I
E21	GPIO08	EXTSM#	I
E20	GPIO09	SATA_DET#0	I
A20	GPIO10	/	O
B23	SMBALERT#/GPIO11	SMB_ALERT#	I
F19	GPIO12	KBC_SCI#	I
E19	GPIO13	/	
R4	GPIO14	/	
E22	GPIO15	WLAN_LED#	I/O
AC22	GPIO16	PM DPRSLPVR	O
D8	GPIO17/GNT5#	PCI_GNT#5	O
AC20	GPIO18/STP_PCI#	STP_PCI#	O
AH18	GPIO19/SATA1GP	/	I
AF21	GPIO20/STP_CPU#	STP_CPU#	O
AE19	GPIO21/SATA0GP	/	I
A13	GPIO22/REQ4#	PCI_REQ#4	I
AA5	LDRQ1#/GPIO23	LPC_DRQ#1	I/O
R3	GPIO24	P4G_LED#	I
D20	GPIO25	CB_SD#	I
A21	GPIO26/EL_RSVD	BT_DET#	I
B21	GPIO27/EL_STATE0	/	I
E23	GPIO28/EL_STATE1	/	I
C3	GPIO29/OC#5	USB_OC_5#	I
A2	GPIO30/OC#6	NEWCARD_OC#	I
B3	GPIO31/OC#7	USB_OC_7#	I
AG18	GPIO32/CLKRUN#	PM_CLKRUN#	O
AC19	GPIO33/AZ_DOCK_EN#	/	O
U2	GPIO34/AZ_DOCK_RST#	/	I
AD21	GPIO35	ICH_GPIO35	O
AH19	GPIO36/SATA2GP	/	
AE19	GPIO37/SATA3GP	PCB_ID0	I/O
AD20	GPIO38	PCB_ID1	I
AE20	GPIO39	PCB_ID2	I
A14	GNT4#/GPIO48	PCI_GNT#4	O
AG24	GPIO49/CPUPWRGD	H_PWRGD	O


<< Kennedy Zhang >>

PCI Device	IDSEL#	REQ/GNT#	Interrupts
10/100 RTL8100CL	AD23	2	A
CARDBUS	AD17	1	B
1394	AD17	1	C
CARD READER	AD17	1	D

PCIe Device	Bus
MINI_CARD	PE(T/R)(p/n)2
NEWCARD	PE(T/R)(p/n)3

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x ( D2 )
SO-DIMM 0	1010000x ( A0 )
SO-DIMM 1	1010001x ( A2 )
Thermal Sensor	1001100x ( 98 )


<-Variant Name>


	<b>Title : GPIO Setting</b>
ASUSTeK COMPUTER INC	Engineer: Leon and George
Size	Project Name
Custom	<b>T12F</b>
Date: 星期日, 五月 15, 2007	Sheet 48 of 61



<< Kennedy\_Zhang >>

<Variant Name>

		<b>Title :</b> N/A
ASUSTeK COMPUTER INC		<b>Engineer:</b> Leon and George
Size	Project Name	Rev
Custom	T12F	
Date: 星期五, 五月 15, 2007	Sheet 49 of 61	1



FOR LAYOUT PLACEMENT

FOR LAYOUT PLACEMENT


Close to Phase 1 Inductor

Close to Pin 18



C5028 & C5029 for transient response


Close to Phase 1 Inductor

		<b>Title : POWER_VCORE</b>	
-<OrgName>		Engineer: <b>Anny</b>	
Size	Project Name	Rev	
Custom	<b>T12F</b>	2.0	
Date: 2007年5月25日		Sheet	50 of 63








**+12VSUS**





60 1.05V\_1.5V\_PWRGD  
53,54,61,63 USB#\_PWR






« Kennedy\_Zhang »


<b>ASUS</b>		<b>Title : POWER_I/O_DDR &amp; VTT</b>	
-<OrgName>		Engineer: <b>Anny</b>	
Size	Project Name	Rev	
Custom	<b>T12F</b>	2.0	
Date: 星期一, 五月 15, 2007	Sheet	53	of 63

+3VAO




+2.5VS

<< Kennedy\_Zhang >>




POWER PATH & BAT\_LEARN

- AC\_IN Threshold  $2.048V_{max} AD\_DOCK\_IN > 17.44V$  active  
 Adapter In(max) =  $[0.075V/Rsense(Adn)] \cdot [VCL5/VREF]$   
 Resense(Adn)=0.02 ohm  
 VCL5= 3.683V  
 => In(max)= 3.27A  
 => Constant Power =  $19 \cdot 3.27 = 62.13W$   
 => R570B=10K,R5714=68.1K
- Charge Current  $Ichg = [0.075V/Rsense(CHG)] \cdot [VICTL3.6V]$   
 Resense(CHG)=0.025 ohm  
 VICTL= 3.012V => Ichg = 2.51A  
 VICTL= 1.687V => Ichg = 1.4A
- $V_{bat} = Cell \cdot [V_{bat} - (VICTL - 1.8V) / 9.52]$   
 VICTL= 1.994V  
 =>  $V_{bat} = 4.2V (4.20188V)$
- Mode pin :  $V_{mode} > 2.8V$  (tie to LDO pin) => 4 Cells  
 $2.8 > V_{mode} > 1.6V$  (floating) => 3 Cells  
 $0.8 > V_{mode}$  (tie to GND) => Learning mode
- VICTL= 0.8V or DCIN = 7V => Charger Disable
- Precharge current=150mA  
 VICTL\_pre-2p= 0.188V => Ichg = 157mA  
 VICTL\_pre-1p= 0.179V => Ichg = 149mA




« Kennedy\_Zhang »

BATTERY IN DETECT




ADAPTER IN DETECT



<< Kennedy\_Zhang >>


+5VLCM, +5VCHG & +2.5VREF








<< Kennedy\_Zhang >>


POWER GOOD DETECTOR



- TPC28T PT6003 1 VRM\_PWRGD
- TPC28T PT6004 1 DDR\_PWRGD
- TPC28T PT6005 1 3V\_5V\_PWRGD
- TPC28T PT6006 1 1.05V\_1.5V\_PWRGD




<< Kennedy\_Zhang >>






FOR POWER TEST



<< Kennedy\_Zhang >>



« Kennedy Zhang »