



# Z62FM Block Diagram

www.bufanxiu.com






<b>ASUS</b>		Title : BLOCK DIAGRAM	
ASUSTeK COMPUTER INC		Engineer: Vincent VY Huang	
Size	Project Name	Rev	
Custom	Z62Fp	1.0	
Date: Wednesday, August 23, 2006		Sheet 1 of 69	

6 H\_A##[16..31]
6 H\_REC#[4..0]
6 H\_A##[31..17]



12G04600479A

68 ± 5% pull-up to Vcc1\_05
If PROCHOT# is not used, then it must be terminated with a 56 pull-up resistor to VCCP.
If PROCHOT# is routed between CPU, IMVP and MCH, pull-up resistor has to be 75 ± 5%



Layout Note:
Comp0,2 connect with Z0=27.4 ohm, make trace length shorter than 0.5".
Comp1,3 connect with Z0=54.9 ohm, make trace length shorter than 0.5".
Comp[3:0] at least 25 mils away from any other toggling signal.
27.4 ohm connects with an -18mil wide trace to comp0.
54.9 ohm connect with 5mil-wide to comp1




Table with columns: BCLK, FSB, BSEL2, BSEL1, BSEL0. Values: 133, 533, L, L, H; 166, 667, L, H, H.

12G04600479A




YUNAH FSB667			
LFM	Typ	HFM	
VCC 1.14V	1.2V	1.356V	
C4	C3	C0	
ICC 0.9A	7.59A	27A	

YUNAH FSB667			
Min	Typ	Max	
VCCP 0.997V	1.05V	1.102V	
Min	Typ	Max	
ICCP		2.5A	




Vcc Core Decoupling Caps  
Place these on bottom side.





checklist suggests 0.1uF X5R

checklist suggests 10uF POSCAP



Layout note:Route VCCSENSE and VSSSENSE trace at 27.4 ohm with 25 mils spacing mismatch and 18mils trace on 7mils spacing.

Place pull-up/down resistors within 1 inch of CPU.



# Fan Speed Control





When fan speed is very slow, after RC integrator the level of FANSP1 will be very low that may make south bridge do the wrong detection.

KBC will issue a analog ( a voltage level ) signal.

SW: FAN\_DA1 must be low during S3




Using a OP AMP and fine-tuning the level, we can improve the fan speed accuracy.

P/N change to 06-010112010 for cost down



+V CORE	+V CORE 3.50
+12V	+12V 35,36,61
+5VS	+5VS 13,19,20,21,22,27,36,37,38,50,61
+3VS	+3VS 5,7,9,11,12,13,14,15,19,20,21,22,24,25,26,27,28,30,36,39,50,52,60,61
+3VA	+3VA 12,20,22,24,25,28,29,39,54,59,63


U6 output maximum will be 10.5V (VCC-1.5V) which will damage south bridge. Add a MOS to transfer it to +3V level.




**ASUS** Title: THER-SENSOR,FAN  
 ASUSTek COMPUTER INC Engineer: Vincent VY Huang  
 Size Project Name  
 Custom Z62Fp Rev 1.0  
 Date: Wednesday, August 23, 2006 Sheet 4 of 69



Request	Control net	Net name
PCIE_REQ1#	PCIE0(#), PCIE6(#)	None
PCIE_REQ2#	PCIE1(#), PCIE8(#)	None
PCIE_REQ3#	PCIE2(#), PCIE4(#)	CLK_PCIE_MINICARD1(#)
PCIE_REQ4#	PCIE3(#), PCIE5(#), PCIE7(#)	None



Bclk	FSB	FSLC	FSLB	FSLA
133	533	L	L	H
166	667	L	H	H







PLACE termination close to source IC

- CLK\_CPU\_BCLK R48 1 2 49.90hm
- CLK\_CPU\_BCLK# R49 1 2 49.90hm
- CLK\_MCH\_BCLK R50 1 2 49.90hm
- CLK\_MCH\_BCLK# R51 1 2 49.90hm
- CLK\_PCIE\_ICH R52 1 2 49.90hm
- CLK\_PCIE\_ICH# R55 1 2 49.90hm
- CLK\_MCH\_3GPLL R57 1 2 49.90hm
- CLK\_MCH\_3GPLL# R58 1 2 49.90hm
- CLK\_LCD\_SSCG R59 1 2 49.90hm
- CLK\_LCD\_SSCG# R60 1 2 49.90hm
- CLK\_UMA\_96M R1020 1 2 49.90hm
- CLK\_UMA\_96M# R1021 1 2 49.90hm
- CLK\_PCIE\_MINICARD R500 1 2 49.90hm
- CLK\_PCIE\_MINICARD# R501 1 2 49.90hm

R1..1\_N046  
R70, R77, R79, R83 change to 39ohm

Pin34 is PWRSAVE#

internal pull high



Signal voltage level = 0.3125\*VCCP  
Trace should be 10 mil wide with 20 mil spacing

2 H\_D#[0..63] H\_A#[31..3] 2



H_D#0	F1	H_D#_0	H_A#_3	H9	H_A#3
H_D#1	J1	H_D#_1	H_A#_4	C9	H_A#4
H_D#2	H1	H_D#_2	H_A#_5	E11	H_A#5
H_D#3	J6	H_D#_3	H_A#_6	G11	H_A#6
H_D#4	H3	H_D#_4	H_A#_7	F11	H_A#7
H_D#5	K2	H_D#_5	H_A#_8	G12	H_A#8
H_D#6	G1	H_D#_6	H_A#_9	E9	H_A#9
H_D#7	G2	H_D#_7	H_A#_10	H11	H_A#10
H_D#8	K9	H_D#_8	H_A#_11	J12	H_A#11
H_D#9	K1	H_D#_9	H_A#_12	G14	H_A#12
H_D#10	K7	H_D#_10	H_A#_13	D8	H_A#13
H_D#11	J8	H_D#_11	H_A#_14	J14	H_A#14
H_D#12	H4	H_D#_12	H_A#_15	H13	H_A#15
H_D#13	J3	H_D#_13	H_A#_16	J15	H_A#16
H_D#14	K11	H_D#_14	H_A#_17	F14	H_A#17
H_D#15	G4	H_D#_15	H_A#_18	D12	H_A#18
H_D#16	T10	H_D#_16	H_A#_19	A11	H_A#19
H_D#17	W11	H_D#_17	H_A#_20	C11	H_A#20
H_D#18	T3	H_D#_18	H_A#_21	A13	H_A#21
H_D#19	U7	H_D#_19	H_A#_22	E13	H_A#22
H_D#20	U9	H_D#_20	H_A#_23	G13	H_A#23
H_D#21	U11	H_D#_21	H_A#_24	F12	H_A#24
H_D#22	T11	H_D#_22	H_A#_25	B12	H_A#25
H_D#23	W9	H_D#_23	H_A#_26	R14	H_A#26
H_D#24	T1	H_D#_24	H_A#_27	C12	H_A#27
H_D#25	T8	H_D#_25	H_A#_28	A14	H_A#28
H_D#26	T4	H_D#_26	H_A#_29	C14	H_A#29
H_D#27	W7	H_D#_27	H_A#_30	D14	H_A#30
H_D#28	U5	H_D#_28	H_A#_31		
H_D#29	T9	H_D#_29			
H_D#30	W6	H_D#_30			
H_D#31	T5	H_D#_31			
H_D#32	AB7	H_D#_32			
H_D#33	AA9	H_D#_33			
H_D#34	W4	H_D#_34			
H_D#35	W3	H_D#_35			
H_D#36	Y3	H_D#_36			
H_D#37	Y7	H_D#_37			
H_D#38	W5	H_D#_38			
H_D#39	Y10	H_D#_39			
H_D#40	AB8	H_D#_40			
H_D#41	W2	H_D#_41			
H_D#42	AA4	H_D#_42			
H_D#43	AA7	H_D#_43			
H_D#44	AA2	H_D#_44			
H_D#45	AA6	H_D#_45			
H_D#46	AA10	H_D#_46			
H_D#47	Y8	H_D#_47			
H_D#48	AA1	H_D#_48			
H_D#49	AB4	H_D#_49			
H_D#50	AC9	H_D#_50			
H_D#51	AB11	H_D#_51			
H_D#52	AC11	H_D#_52			
H_D#53	AB3	H_D#_53			
H_D#54	AC2	H_D#_54			
H_D#55	AD1	H_D#_55			
H_D#56	AD9	H_D#_56			
H_D#57	AC1	H_D#_57			
H_D#58	AD7	H_D#_58			
H_D#59	AC6	H_D#_59			
H_D#60	AB5	H_D#_60			
H_D#61	AD10	H_D#_61			
H_D#62	AD4	H_D#_62			
H_D#63	AC8	H_D#_63			

H\_XRCOMP E1 H\_XRCOMP  
H\_XSCOMP E2 H\_XSCOMP  
H\_XSWING E4 H\_XSWING  
H\_YRCOMP Y4 H\_YRCOMP  
H\_YSCOMP U4 H\_YSCOMP  
H\_YSWING W1 H\_YSWING

5 CLK\_MCH\_BCLK CLK\_MCH\_BCLK AG2  
5 CLK\_MCH\_BCLK# CLK\_MCH\_BCLK# AG1

H\_CLKIN H\_CLKIN#  
H\_CLKIN#


CAUSTOGA\_Q137




<500 mil (55 Ohm)  
T/B trace 5.5, Space 25  
0.1uF should be placed 100mils or less from GMCH pin.

HOST

H_ADS#	E8	H_ADS#	H_ADS# 2
H_ADSTB#_0	C13	H_ADSTB#0	H_ADSTB#0 2
H_ADSTB#_1	J13	H_ADSTB#1	H_ADSTB#1 2
H_AVREF			
H_BNR#	C6	H_BNR#	H_BNR# 2
H_BPR#	F6	H_BPR#	H_BPR# 2
H_BRC#0	C7	H_BRC#0	H_BRC# 2
H_BRO#	A7	H_BRO#	H_BRO# 2
H_CPURST#	B7	H_CPURST#	H_CPURST# 2
H_DBSY#	C3	H_DBSY#	H_DBSY# 2
H_DEFER#	J9	H_DEFER#	H_DEFER# 2
H_DPWR#	H8	H_DPWR#	H_DPWR# 2
H_DRDY#	H8	H_DRDY#	H_DRDY# 2
H_DVREF	K13		
H_DINV#_0	J7	H_DINV#0	H_DINV#0 2
H_DINV#_1	W8	H_DINV#1	H_DINV#1 2
H_DINV#_2	U3	H_DINV#2	H_DINV#2 2
H_DINV#_3	AB10	H_DINV#3	H_DINV#3 2
H_DSTBN#_0	K4	H_DSTBN#0	H_DSTBN#0 2
H_DSTBN#_1	T7	H_DSTBN#1	H_DSTBN#1 2
H_DSTBN#_2	Y5	H_DSTBN#2	H_DSTBN#2 2
H_DSTBN#_3	AC4	H_DSTBN#3	H_DSTBN#3 2
H_DSTBP#_0	K3	H_DSTBP#0	H_DSTBP#0 2
H_DSTBP#_1	T6	H_DSTBP#1	H_DSTBP#1 2
H_DSTBP#_2	AA5	H_DSTBP#2	H_DSTBP#2 2
H_DSTBP#_3	AC5	H_DSTBP#3	H_DSTBP#3 2
H_HIT#	D3	H_HIT#	H_HIT# 2
H_HITM#	D4	H_HITM#	H_HITM# 2
H_LOCK#	B3	H_LOCK#	H_LOCK# 2
H_REQ#_0	D8	H_REQ#0	
H_REQ#_1	G8	H_REQ#1	
H_REQ#_2	B8	H_REQ#2	H_REQ#[4..0] 2
H_REQ#_3	F8	H_REQ#3	
H_REQ#_4	A8	H_REQ#4	
H_RS#_0	B4	H_RS#0	H_RS#[0..2] 2
H_RS#_1	E6	H_RS#1	
H_RS#_2	D6	H_RS#2	
H_SLPCPU#	E3	H_CPUSLP# R	H_CPUSLP# 2
H_TRDY#	E7	H_TRDY#	H_TRDY# 2



Layout Note: Route as short as possible.



+3VS	3VS	4,5,9,11,12,13,14,15,19,20,21,22,24,25,26,27,28,30,36,39,50,52,60,61
M_VREF_MCH	M_VREF_MCH	14,15,16
+1.5VS_PCIE	+1.5VS_PCIE	3,9,10,20,26,36,52
+1.5VS_PCIE	+1.5VS_PCIE	9
+1.8V	+1.8V	10,14,15,16,36,53

**ASUS** Title : Calistoga PCI-E (2)



ASUSTeK COMPUTER INC Engineer: Vincent VY Huang

Size	Project Name	Rev
Custom	Z62Fp	1.0

Date: Wednesday, August 23, 2006 Sheet 7 of 69


- LVDS\_L0N 12
- LVDS\_L0P 12
- LVDS\_L1N 12
- LVDS\_L1P 12
- LVDS\_L2N 12
- LVDS\_L2P 12
- LVDS\_LCLKN 12
- LVDS\_LCLKP 12
- LVDS\_U0N 12
- LVDS\_U0P 12
- LVDS\_U1N 12
- LVDS\_U1P 12
- LVDS\_U2N 12
- LVDS\_U2P 12
- LVDS\_UCLKN 12
- LVDS\_UCLKP 12

- L\_VDDEN 12
- L\_BKLTCTL 12
- EDID\_CLK 12
- EDID\_DAT 12
- TV\_DACA\_OUT 13
- TV\_DACB\_OUT 13
- TV\_DACC\_OUT 13
- CRT\_RED 13
- CRT\_GREEN 13
- CRT\_BLUE 13
- DAC\_HSYNC\_GM 13
- DAC\_VSYNC\_GM 13
- CRT\_DDC\_DATA 13
- CRT\_DDC\_CLK 13




14 M\_B\_DQ[0..63]

15 M\_A\_DQ[0..63]









DDR SYSTEM MEMORY A



DDR SYSTEM MEMORY B




NOTE: 0.1uF caps in 1.5SxPLL need to be located as edge caps within 200 mils.



NOTE: 0.1UF CAPS USED IN +1.5VS, +3.3VS +2.5VS should be placed within 200 mils of edge.

**ASUS** Title : Calistoga Power (4)  
 ASUSTek COMPUTER INC Engineer: Vincent VY Huang  
 Size Project Name  
 Custom Z62Fp  
 Date: Wednesday, August 23, 2006 Sheet 9 of 69



**ASUS** Title : Clistoga GND (5)


ASUSTeK COMPUTER INC Engineer: Vincent VY Huang

Size	Project Name	
Custom	Z62Fp	Rev 1.0

Date: Wednesday, August 23, 2006 Sheet 10 of 69


**CFG5 : DMI X2 Select**

LOW = DMI X 2  
**HIGH = DMI X 4 (Default)**




**CFG16 : FSB DYNAMIC ODT**

LOW = Dynamic ODT Disabled  
**HIGH = Dynamic ODT Enabled (Default)**




**CFG7 : CPU STRAP**

LOW = Reserved  
**HIGH = Mobility CPU (Default)**



**CFG18 : GMCH Core Voltage Level**


LOW = 1.05V (Default)  
 HIGH = 1.5V



CFG[17..3] have internal pullup resistors.  
 CFG[19..18] have internal pulldown resistors.  
 SDVOCRTL\_DATA has internal pulldown resistors.


**CFG9 : PCIE GRAPHIC LANE**

LOW = REVERSE LANES  
**HIGH = NORMAL OPERATION (Default)**




**CFG19 : DMI LANE REVERSAL**

LOW = NORMAL  
 HIGH = LANES REVERSED



**CFG11 : Reserved but need to be pull low**




CFG All are sampled with respect to the leading edge of the GMCH PWRCK

2:0	FSB Freq select	001 = FSB533 011 = FSB667
4:3		
5	DMI X 2 Select	0 = DMI X 2 1 = DMI X 4 (Default)
6		
7	CPU Strap	0 = Reserved 1 = Mobile CPU (Default)
8		
9	PCIE Graphics Lane Reversal	0 = Reverse Lanes 1 = Normal (Default)
11:10		
13:12	XOR/ALLZ	00 = Partial Clock Gating Disable 01 = XOR Mode Enabled 10 = All-Z Mode Enabled 11 = Normal operation (Default)
15:14		
16	FSB Dynamic ODT	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled (Default)
17		
SDVO_C TRLDATA	SDVO Present	0 = No SDVO Card Present (Default) 1 = SDVO Card Present
18	VCC select	0 = 1.05V (Default) 1 = 1.5V
19	DMI Lane Reversal	0 = Normal (Default) 1 = Reverse Lanes
20	SDVO/PCIE concurrent	0 = Only SDVO or PCIE x1 is operational(Default) 1 = SDVO and PCIE x1 are operating simultaneously via the PEG port





# LCD Backlight Control




Cable Requirement:  
 Impedence: 100 ohm +/- 10%  
 Length Mismatch <= 10 mils  
 Twisted Pair(Not Ribbon)  
 Maximum Length <= 16"

# LCD LVDS Interface



# INVERTER Interface


BIOS  
 LCD\_BACKOFF#:When user push "Fn+F7" button, BIOS active this pin to turn off back light.




# TV OUT

checklist suggests 470ohm/100MHz

checklist suggests 150ohm/100MHz & 6pF





Place Terminator close to Connector





PLACE ESD Diodes near TV port

PLACE ESD Diodes near VGA port




To PortBar III




12G101102152


<b>ASUS</b>		<b>Title : CRT &amp; TV OUT</b>	
ASUSTek COMPUTER INC		Engineer: <b>Vincent VY Huang</b>	
Size Custom	Project Name <b>Z62Fp</b>	Rev 1.0	
Date: Wednesday, August 23, 2006		Sheet	13 of 69



www.bufanxiu.com




USA		U5B	
M B A0	102	DQ0	5
M B A1	101	DQ1	7
M B A2	100	DQ2	17
M B A3	99	DQ3	19
M B A4	98	DQ4	4
M B A5	97	DQ5	6
M B A6	94	DQ6	14
M B A7	92	DQ7	16
M B A8	93	DQ8	23
M B A9	91	DQ9	25
M B A10	105	DQ10	35
M B A11	90	DQ11	37
M B A12	89	DQ12	20
M B A13	116	DQ13	22
	86	DQ14	36
	84	DQ15	38
	85	DQ16	43
		DQ17	45
		DQ18	55
		DQ19	57
		DQ20	44
		DQ21	46
		DQ22	56
		DQ23	58
		DQ24	61
		DQ25	63
		DQ26	73
		DQ27	75
		DQ28	62
		DQ29	64
		DQ30	74
		DQ31	76
		DQ32	123
		DQ33	135
		DQ34	136
		DQ35	137
		DQ36	124
		DQ37	126
		DQ38	134
		DQ39	141
		DQ40	143
		DQ41	142
		DQ42	151
		DQ43	153
		DQ44	140
		DQ45	142
		DQ46	152
		DQ47	154
		DQ48	157
		DQ49	159
		DQ50	173
		DQ51	175
		DQ52	158
		DQ53	160
		DQ54	174
		DQ55	176
		DQ56	179
		DQ57	181
		DQ58	189
		DQ59	180
		DQ60	182
		DQ61	182
		DQ62	192
		DQ63	194




For Data Swap



12G025122007



Layout Note: Place these High-Freq decoupling Caps near the GMCH




Layout Note: Place these resistors near the GMCH



Layout Note: Place these Caps near SO DIMM 1

Layout Note: Place these Caps near SO DIMM 1








**ASUS** Title : **DDR2\_SO-DIMM(1)**

ASUSTeK COMPUTER INC Engineer: **Vincent VY Huang**


Size	Project Name	Rev
Custom	<b>Z62Fp</b>	1.0

Date: Wednesday, August 23, 2006 Sheet 14 of 69


- 8,16 M\_A\_A[0..13]
- 8 M\_A\_DM[0..7]
- 8 M\_A\_DQS[0..7]
- 8 M\_A\_DQS#[0..7]








Layout Note: Place these Caps near SO DIMM 0






Layout Note: Place these Caps near SO DIMM 0




GMCH=====>SODIMM1=>SODIMM0




Layout note: Place one cap close to every 2 pullup resistors terminated to +0.9VS







24 ± 5% series termination resistor placed within 2" from Intel 82801GBM, 56 ± 5% pull-up resistor has to be within 2" from the series resistor







ACZ_SDOUT	PWROK rising	TP3 pull low: allow entrance to XOR Chain testing TP3 not pull low: sets bit 1 of RPC.PC	PD
ACZ_SYNC	PWROK rising	sets bit 0 of RPC.PC	PD
EE_CS		should not be pulled high	PD
EE_DOUT		should not be pulled low	PU
GNT2#		should not be pulled low	PU
GNT3#	PWROK rising	low: "top-block swap" mode	PU
GNT5#/GPIO17# GNT4#/GPIO48	PWROK rising	GNT5# GNT4# 0 1 SPI 1 0 PCI 1 1 LPC	PU

GPIO16 DPRSTPWR		should not be pulled high	PD
GPIO25	RSMRST# rising	should not be pulled low	PU
INTVRMEN	ALWAYS	high: Enable integrated VccSus1.05 VRM	
LINKALERT#		REQUIRE an external pull-up R	Need
REQ[4:1]#	PWROK rising		PU
SATALED#		should not be pulled low	Conditional PU
SPKR	PWROK rising	high: "No reboot" mode	PD
TP3	PWROK rising	should not be pulled low unless using XOR Chain testing	PU

**ASUS** Title: ICH7-M (1/4)  
 ASUSTek COMPUTER INC Engineer: Vincent VY Huang  
 Size Project Name  
 Custom Z62Fp  
 Date: Wednesday, August 23, 2006 Sheet 17 of 69



DEVICE	IDSEL	REQ/GNT	INT
LAN	AD23	REQ2#/GNT2#	INT A#
CARDBUS	AD17	REQ1#/GNT1#	INT B#, INT C#, INT D#

Internal	INTB#	EIP	INTA#	PCIE6	INTB#
SATA	INTB#	U3P	INTD#	PCIE5	INTA#
PATA	INTA#	U2P	INTC#	PCIE4	INTD#
AC97 Modem	INTB#	U1P	INTB#	PCIE3	INTC#
AC97 Audio	INTA#	U0P	INTA#	PCIE2	INTB#
	HD	INTA#	PCIE1	INTA#	
	Audio				



Do not connect to reset on PCI slots or PCI down devices.

Pull-ups must be placed within 500 mils from Intel 82801GBM pins



**ASUS** Title : ICH7-M (2/4)  
 ASUSTek COMPUTER INC Engineer: Vincent VY Huang  
 Size Project Name  
 Custom Z62Fp Rev 1.0  
 Date: Wednesday, August 23, 2006 Sheet 18 of 69

GPIO: [0,6,7,16:23,32:39,48] - 3.3V core, [1:5] - 5V core, [8:15,24:31] - 3.3V resume, [40:47] - N/A, [49] - V\_CPU\_IO

For PCI compliance, SMBus signals should be routed to either all or none of the PCI slots in a chassis. These signals should not be connected to SMLINK

Table listing various signals and their connections to components like C22, B22, A26, B25, A25, A28, A19, A27, A22, AB18, B23, AC20, AF21, A21, E23, AC19, U2, F20, AH21, AF20, AD22, AC18, E21, A28, A19, A27, A22, AB18, B23, AC20, AF21, A21, E23, AC19, U2, F20, AH21, AF20, AD22, AC18, E21.

checklist suggests +3V R2.0\_N03 21 SPKR\_SB R156 1 2 10kOhm 7 PM\_BMBUSY# R157 1 2 10kOhm 5 STP\_PCI# R158 1 2 10kOhm 5.50 STP\_CPU#

+3VSUS 1 R1903 1kOhm 26 BT\_ON 26 WLAN\_ON# 26 SB\_WAKE# 24,25,28,30 INT\_SERIRQ 28 PM\_THERM# 39 IMVPOK 28 EXTSM#














Table listing signals and their connections to components like AC1, B2, C20, B24, D23, F22, AA4, AC22, C21, C23, C19, Y4, E20, A20, GPIO9, GPIO10, GPIO12, GPIO13, GPIO14, GPIO15, GPIO24, GPIO25, GPIO35, GPIO38, GPIO39, AC11, B2, C20, B24, D23, F22, AA4, AC22, C21, C23, C19, Y4, E20, A20, GPIO9, GPIO10, GPIO12, GPIO13, GPIO14, GPIO15, GPIO24, GPIO25, GPIO35, GPIO38, GPIO39.



If ICH7M embedded Lan controller was used, "LAN\_RST#" should be connected to "RSMRST#"







**5V-5VA LDO**

U37 TPS793475DBVR

24,28,33,36,60,61  
SUBS#


+5VS  
GND  
GND\_AUDIO

### SPEAKER CONN.




12G171000047  
SPEAKER is 4 ohm +- 15% / 2W / 79 + 3db (美星电子)  
P/N:04-170003610

### HEADPHONE JACK




Colay:  
330 uF for Vista




$f(\text{highpass}) = \frac{1}{2 * 3.14 * R * C}$   
R=32 Ohm for Headphone, so C=68uF  
But in order to reduce component type, use 100uF/6.3V(11-041210721), but 100uF is too big for A3N, so change to 47uF.

GAIN0	GAIN1	SE/RTL#	AV (V/V)
0	0	0	-2
0	1	0	-6
1	0	0	-12
1	1	0	-24
X	X	X	-1


### AUDIO OUT AMP




Pop noise can be heard via headphone when system boot, restart and resume from S3. Add OP\_SD# to control the turn-on timing.






But when system resume from S3, pop noise is behind OP\_SD# pull high. Add a delay circuit to prevent it.



### External Microphone











# Super I/O








**SST-PLCC32 4Mbits Flash ROM**  
PN:05G001014110(+3.3V)

**ISA ROM**


**PLCC32 Socket PN:**  
12G04300032F



# MINI PCIEX CONNECTOR




# BLUETOOTH CONNECTOR



Check O/D output or push pull




Signal direction-  
 CLK: BT -> WLAN;  
 DATA: WLAN -> BT

BT\_ON 3.3V at GPIO38




BT Module has no leakage, so discard PMOS block circuits

HDD\_CSEL : Pull-Down HDD as Master



if use EC -> 3V







For Z62F, HDD placement is reversed, so the pin define swapped. In normal case, reset pin should be connected to pin1 instead of pin 44

### HDD


### CD-ROM

ODD\_CSEL : Pull-Up, CDROM as Slave, Pull-Down, CDROM as Master






### EC ADC Battery




### EC Hardware Strap




strap value sampled after VSTBY power up reset

**BADDR[1:0]**  
 No pull up:  
 The register pair to access PNPCFG is 002Eh and 002Fh.  
 Ext 10K up on BADDR0:  
 The register pair to access PNPCFG is 004Eh and 004Fh.  
 Ext 10K up on BADDR1:  
 The register pair to access PNPCFG is determined by EC domain registers SWCBALR and SWCBAHR.

### Adaptor




### Share Memory



**SHBM**  
 No pull up:  
 disable shared memory with host BIOS  
 Ext 10K up:  
 enable shared memory with host BIOS




**PPEN**  
 No pull up:  
 Normal  
 Ext 10K up:  
 KBS interface pins are switched to parallel port interface for in-system programming.



VCC\_3V POWER :  
 PME#, SPKROUT, RI\_OUT#  
 HWSUSP#, GBRST#, IRQn  
 CCD1#, CCD2#, VS1#, VS2#  
 TEST, VCC5EN#, VCC3EN#  
 VPPEN0, VPPEN1, SD/MS I/F

VCCPCI POWER :  
 PCI BUS

VCC\_SLOT POWER :  
 CARD\_BUS,  
 CAUDIO\_, CSTSCHG




- MDIO00-> SD Card Detect
- MDIO01-> MS Card Detect
- MDIO02-> XD Card Enable
- MDIO03-> SD Write Protect / XD Card Ready/Busy#
- MDIO04-> SD/MS/XD Card Power0 Control
- MDIO05-> XD Card Write Protect
- MDIO06-> SD/MSXD LED
- MDIO07-> SD/MS External Clock
- MDIO08-> SD Command/MS Bus State / XD Card Write Enable
- MDIO09-> SD/MS Clock / XD Card Read Enable
- MDIO10-> SD/MS/XD Data 0
- MDIO11-> SD/MS/XD Data 1
- MDIO12-> SD/MS/XD Data 2
- MDIO13-> SD/MS/XD Data 3
- MDIO14-> XD Data 4
- MDIO15-> XD Data 5
- MDIO16-> XD Data 6
- MDIO17-> XD Data 7
- MDIO18-> XD Card Command Latch
- MDIO19-> XD Card Address Latch

GBRST# POWER SEQ  
 +3V ==> (GBRST#/CB\_HWSUSP#) ==>PCIRST#

H/W SUSPEND# POWER SEQ :  
 SUSPEND : CB\_HWSUSP# LO=> PCIRST# LO=> +3V OFF  
 RESUME : +3VS ON => PCIRST# HI=> CB\_HWSUSP# HI

UDIO03 H : Enable SD  
 UDIO04 H : Enable MS  
 VPPEN0 H : Enable XD

**ASUS** Title : **RICOH R5C841**  
 ASUSTek COMPUTER INC Engineer: **Vincent VY Huang**  
 Size Project Name  
 Custom **Z62Fp**  
 Date: Wednesday, August 23, 2006 Sheet 30 of 69





**PCMCIA SOCKET**

CCD1# CCD2#  
 L L 16bit  
 OTHER 32bit





**ASUS** Title : CARBUS SOCKET  
 ASUSTek COMPUTER INC Engineer: Vincent VY Huang



Size	Project Name	Rev
Custom	Z62Fp	1.0

Date: Wednesday, August 23, 2006 Sheet 31 of 69





- Layout: SHIELD GND**
- CINT#/IREQ# TPC28T 1 T125
  - CSERR#/WAIT# TPC28T 1 T126
  - CREQ#/INPACK# TPC28T 1 T127
  - CAUDIO/SPKR\_IN#/BVD2 TPC28T 1 T128
  - CSTOP#/A20 TPC28T 1 T129
  - CDESEL#/A21 TPC28T 1 T130
  - CTRDY#/A22 TPC28T 1 T131
  - CIRDY#/A15 TPC28T 1 T132
  - CSTSCHG/STSCHG#/BVD1 TPC28T 1 T133
  - CBLOCK#/A19 TPC28T 1 T134
  - CPERR#/A14 TPC28T 1 T135
  - CCLKRUN#/IOIS16# TPC28T 1 T136







1. CLOSE TO R5C841
2. The area is as compact as possible, length < 10 mm
3. TPA Pair and TPB pair mismatch < 2.5mm
4. No via recommend , maximum is one.
5. Total length < 50 mm
6. Differential impedance is 110+/- 6 ohm
7. TPA Pair trace or TPB pair trace mismatch < 1.25mm




Place as close to card reader socket as possible



For correcting the issue MS Duo adaptor plugging in





\*All termination resistors should be near chip

10/100=> 5.6K,1% resistor  
GLAN=> 2.49K,1% resistor







1G LAN PN:02G611102002  
10/100 PN:02G611110041  
NEED CHANGE BOM


	RTL8100C	RTL8105S Flora	RTL8105B	
AVDDH	N/A	3.3AVDD	3.3AVDD	PIN 10/120
V_12P	2.5AVDD	N/A	3.3AVDD	PIN 12
AVDDL	3.3AVDD	2.5AVDD	2.5AVDD	PIN 3/7/20/16
V_DAC	N/A	2.5AVDD	2.5AVDD	
DVDD	2.5VDD	1.8VDD	1.2VDD	PIN 24/32/45/54/64 /78/99/110/116
DVDD_A	N/A	1.8AVDD	1.2AVDD	PIN 126

Here be carefull  
keep the net name +3VSUS from now.  
after this project, please avoid this connection way.





HSMC Quality Issue, change part.

# LAN PORT







www.bufanxiu.com







CAE modify: need check layout



Z62FM ER NO3  
add back MOS to solve USB power leakage







R2.0  
ECN: EN-0000609




Touch pad Definition


1	2	3	4	5	6	7	8	9	10	11	12
R	x	x	L	GND	GND	CLK	CLK	DAT	DAT	VDD	VDD

Z62F: pin1 reversal







**ASUS** Title : LED/SW/TouchPad  
ASUSTek COMPUTER INC Engineer: Vincent VY Huang  
Size Project Name  
Custom Z62Fp  
Date: Wednesday, August 23, 2006 Sheet 37 of 69 Rev 1.0








**PORT BAR III CONN.**








12G190006810






# POWER SWITCH








PCMCIA DEBUG PORT

Isolate card bus control and slot signal when debug card plug in






RC value may need to be tuned for each product.

Isolate BVD1 signal














When +3V on, select BVD1 to CARD\_DET2 for RC delay time





12G171030140



		Title : Launch Board	
ASUSTeK COMPUTER INC		Engineer: Vincent VY Huang	
Size	Project Name	Rev	
B	Z62Fp	1.0	
Date: Wednesday, August 23, 2006		Sheet	42 of 69

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B

B

A

A

Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<RevCode>
Date:	Wednesday, August 23, 2006	Sheet 43 of 69

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B

B

A

A

Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<RevCode>
Date:	Wednesday, August 23, 2006	Sheet 44 of 69

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B

B

A

A

Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<RevCode>
Date:	Wednesday, August 23, 2006	Sheet 45 of 69

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B

B

A

A

Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<RevCode>
Date:	Wednesday, August 23, 2006	Sheet 46 of 69

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B

B

A

A

Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<RevCode>
Date:	Wednesday, August 23, 2006	Sheet 47 of 69

5

4

3

2

1

5

4

3

2

1

D

D

C

C

B

B

A

A

Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<RevCode>
Date:	Wednesday, August 23, 2006	Sheet 48 of 69



5

4

3

2

1

5

4

3

2

1

D

D

C

C

B




B


A


A

Title		
<Title>		
Size	Document Number	Rev
A	<Doc>	<RevCode>
Date:	Wednesday, August 23, 2006	Sheet 49 of 69













+3VAO




+2.5VS

NEW MODIFY






		<b>Title</b> POWER_VGA_CORE & RAM
<OrgName>		<b>Engineer:</b>
Size	Project Name	Rev
Custom	<b>Z62Fp</b>	1.0
Date: Wednesday, August 23, 2006		Sheet 55 of 69



		<b>Title :</b> POWER_VGA_+1.2VSP	
<OrgName>		<b>Engineer:</b>	
Size	Project Name	Rev	
Custom	<b>Z62Fp</b>	1.0	
Date: <u>Wednesday, August 23, 2006</u>		Sheet	56 of 69









		<b>Title :</b> POWER_PIC	
<OrgName>		<b>Engineer:</b>	
Size	Project Name	Rev	
Custom	<b>Z62Fp</b>	1.0	
Date: Wednesday, August 23, 2006		Sheet	58 of 69


### BATTERY IN DETECT




### ADAPTER IN DETECT




### +5VLCM, +5VCHG & +2.5VREF



BATTERY A/D\_SD# (OVP)





POWER GOOD DETECTOR






- TPC28T T6003 ○ 1 VRM\_PWRGD
- TPC28T T6004 ○ 1 DDR\_PWRGD
- TPC28T T6005 ○ 1 3V\_5V\_PWRGD
- TPC28T T6006 ○ 1 1.05V\_1.5V\_PWRGD


SUSC#\_PWR POWER




SUSB#\_PWR POWER







FOR POWER TEST



R1.0

Item	Before	After	Reason	Owner	Date

R1.1


Item	Before	After	Reason	Owner	Date


R2.0

Item	Before	After	Reason	Owner	Date

		<b>Title :</b> POWER_HISTORY	
<OrgName>		<b>Engineer:</b>	
Size	Project Name		Rev
Custom	<b>Z62Fp</b>		1.0
Date: Wednesday, August 23, 2006		Sheet	64 of 69







Power On Sequence  
 1 → 13

# REVISION LIST

NO49 Page22: Change J2 connector by ID/ME's request



isolate 3 in 1 card signals  
 NO3  
 Page22: Delete CN1, instead by C2201~C2204  
 NO4  
 Page12,35: Delete Colay component: L1203, L46, L49, L51, L53

**R1.0 2005/08/23**  
**R1.1 2005/09/23**  
 NO1 Page36 : Add R3600,R3601,Q3600 to correct Discharge circuit logic  
 NO2 Page4 : Unmount R28, Page28 : Delete D2801 ==>to correct VSUS\_ON power sequence  
 NO3 Page37: Exchange SW3 and SW4 for proper click function  
 NO4 Page22: Change Q22 nets to correct JACK\_IN# to disable internal Speaker  
 NO5 Page9: Change JP29 nets to increase +VCCP supply to GMCH  
 NO6 Page11: Set R126 to unmount component for correct strapping  
 NO7 Page28: Connect CHG\_FULL\_LED# to GPA1 for LED indication  
 NO8 Page28: Connect BAT1\_CNT1# to GPA2 for LIBP battery control  
 NO9 Page28: Move BATSEL\_3S# from GPI2 to GPA6 for default pull-up pin requirement  
 NO10 Page28: Add PWR\_LMT# at GPF6 for power team requirement  
 NO11 Page28: Connect BAT1\_CNT2# to GPI2 for LIBP battery control  
 NO12 Page21: Unmount R464 and Mount R463 for proper driver setting to control mute  
 NO13 Page37: Re-assign Launch board connector pin define for correct function button  
 NO14 Page42: Re-assign Launch board pin define for correct function button  
 NO15 Page28: Add EXPLORER# instant key due to SPEC change  
 NO16 Page37: Delete Q3700,R1255, Change LED5 to single color to remove charge full LED function. Connect power to +5VCHG avoid faulty GPIO control.  
 NO17 Page32: Add Q3200 and R3200 to invert SD\_WP signal  
 NO18 Page22: Delete U34, and use U82 parts to instead. And also connect the power to +3VA  
 NO19 Page38: Delete R1258, D105 for redundant component  
 NO20 Page33: Connect V\_DAC bias to GLAN terminator RC  
 NO21 Page40: Add EMI Springs x 8, Drill196 hole x 1, Stand off x1  
 NO22 Page4: Delete unmount component R1025, mount C46, C47, Q5, R35, U3  
 NO23 Page16: Delete L23, Add R1600,R1601,C1600,C1601,C1602,U1600, Reserve R1602 for bypass VREF  
 NO24 Page42: Delete Unmount component D7000,D7001,D7002,D7003,D7004  
 NO25 Page7: Add C778,C779 to stable memory VREF on GMCH side  
 NO26 Page20, Page2: Delete JP4, JP1  
 NO27 Page10 : CE15 change to 470uF low ESR cap, CE16 change to unmount component  
 NO28 Page28 : Change CON11 to up-contact component for ME part change.  
 NO29 Page26 : Change R2603,R2606 to 33 ohm 0603 part to avoid overshoot/undershoot  
 NO30 Page10 : Change CE51,CE52,CE53 to 470uF for height limitation by ME.  
 NO31 Page : Change U1, U4, U6's PCB footprint to meet Lead free BGA PAD rules  
 NO32 Page28 : Change U21 to 3.0V threshold reset IC for sourcer synchronize  
 NO33 Page14,15 : Change M\_ODT[0..3]# to make correct rank ODT function  
 NO34 Page26 : Delete R1059,R1060,R1061,Q141,Q142,C939,C940,L93 for BT part reduce  
 NO35 Page27,37 : Change R342,R448,Q196 to unmount component, Add R3701 to bypass the circuits  
 NO36 Page39 : Change R1047,R1269 to 100K ohm to reduced power consumption  
 NO37 Page9 : Delete L91, Change CE50 to 10uF 0805 capacitor  
 NO38 Page7 : Add R703 to support C4E Fast exist latency  
 NO39 Page22: Change the HP mute circuits to behind decoupling capacitors  
 NO40 Page9: Change the CE8 to Common 330uF part use  
 NO41 Pag21: Add R2100,R2101,R2102,R2103 ohm resistor for EMI solution  
 NO42 Page40: Add R4000,R4001 unmount part to reserve pull low  
 NO43 Pag17: Change X2 to ROHS compliant parts  
 NO44 Pag28: Change X4 to ROHS compliant parts  
 NO45 Pag35: Delete D37,D38,D39,D40,D41,D42,D43,D44 for Moat fine tune requested by EMI  
 NO46 Pag5: Change R70,R77,R79,R83 to 39ohm for fine tune clocks  
 NO47 Pag28: Delete JP7 and short +3VA\_EC to +3VA  
 NO48 Pag40: Delete H41, H47 to sync ME drawing

**R2.0 2005/11/29**  
 NO1 Page38 : R818 pin1 connect to +3VSUS to solve S4 WOL fail issue  
 Page13 : U80 pin16 connect to +5VSUS to solve S4 WOL fail issue  
 NO2 Page39 : Delete Q135, R1051, R1054, D82, D84, C934 for reduce component  
 NO3 Page19 : R156 pin1 change to +3V to meet Check list  
 NO4 Page37 : R3700 and LED5 change to connect +5VSUS to solve Battery low blinking indication no function issue.  
 NO5 Page28,37,42 : Delete EXPLORER# key and add back P4G instant key for PM's request  
 NO6 Page24 : Change TPM's power supply to +3V to avoid S5 leakage current  
 NO7 Page 28 : Add Q200 to support THRO\_CPU function on to PROCHOT#.  
 NO8 Page22 : Add R2201, R2202 to reserve set high gain of AMP  
 NO9 Page23 : Change C2305 to 1uF for cutoff frequency fine tune  
 NO10 Reduce 0ohm resistor=>R703, R1263, R195, R1900, R1901, R2000, R462, R469, R458, R2800, R347, R349, R387, R391, R1293, R3900, R3901  
 NO11 Page40 : Change U4004,U4005,U4006,U4007 and add U4008 and U4009 to match EMI Spring modify requirement  
 NO12 Page9: Add C956, C957, C958, C959 for EMI's request  
 NO13 Page7: Set R108 to unmount component  
 Page28: Set D2800 to unmount component  
**R2.1 2005/12/20**  
 NO1 Page40 : Mount R4000 and R4001 to make CNT1 and CNT2 have pull down source  
 NO2 Page32 : Delete R3200 and Q3200 for SD\_WP proper functionality  
 NO3 Page27 : Disconnect CON10's pin53 and pin54 from GND connection(NPTH)  
 NO4 Page36 : Change R3600 and R3601 to 100Kohm for power saving  
 NO5 Page28 : Disconnect RN25 part A & B for internal Pull up enabled and Add TP2804,TP2805  
 NO6 Page33 : Remove V\_DAC connection of termination resistor  
 Page34 : Change Ethernet Switch connection to behind Transformer  
 Page38 : Change Ethernet Switch connection to behind Transformer  
 NO7 Page34 : Swap RN45's Pin 1 and Pin3 for layout  
 NO8 Page28 : Add C2800~2823 for EMI solution  
 NO9 Page40 : Change J5 connector requested by power team for burning issue.  
 NO10 Page22 : Change U82 to 06G004267010 to avoid use IBM's specified material.  
**R2.2 2006/01/16**  
 NO1 Page33 : Recover V\_DAC connection of termination resistor  
 Page34 : Change Ethernet Switch connection to before Transformer  
 Page38 : Change Ethernet Switch connection to before Transformer  
 NO2 Page17 : Add R1700~R1704 for EMI reserve  
 NO3 Page22 : Change R265,R266 to 30Kohm to meet Speaker's SPEC

## PCI INTERFACE

### PCI\_REQ#

MINIPCI PCI\_REQ#3  
 10/100 PCI\_REQ#2  
 CB&1394 PCI\_REQ#1  
 MINIPCI(TV) PCI\_REQ#0

### IDSEL

MINIPCI PCI\_AD19  
 CB&1394 PCI\_AD17  
 10/100 PCI\_AD16  
 MINIPCI(TV) PCI\_AD18

		Title : Revision List	
ASUSTeK COMPUTER INC		Engineer: Vincent VY Huang	
Size	Project Name	Rev	
Custom	Z62Fp	1.0	
Date: Wednesday, August 23, 2006	Sheet	67	of 69

# REVISION LIST



R2.0 2006/03/29

- NO5 Page35 : Add JP3500 for Cost down USB power swtich
- NO6 Page22 : Change R1267, R1268 to 22ohm to avoid micro sound
- NO7 Page16 : Change C1600, U1600 to unmount component, R1602 to mounted component
- NO8 Page32 : Add RN3200, RN3201 to 1394 co-lay and set L42 to unmount component
- NO9 Page3 : Cost down 22uF to 10uF MLCCs, unmount CE1, CE4  
CE54 change to use 100uF
- NO10 Page9 : Unmount CE8 for cost down
- NO11 Page10 : Change CE15, CE16, CE51, CE52, CE53 to 100uF for cost down
- NO12 Page20 : Unmount CE19, Change CE20 to 100uF for cost down
- NO13 Page26 : Unmount CE2601 for cost down
- NO14 Page22 : Mount C1074 to enhance ESD protection
- NO15 Page : Change Jumpers symbol which have 潤濕點
- NO16 Page17: Change R1700, R1701, R1702, R1703, R1704 component size 0402 to 0603
- NO16 Page35: Change Q47 component optional "/x"

# REVISION LIST



## R2.1 2006/07/19 (for vista)

- NO1 Page21 : Add C2101,C2102,C2103  
Add R2124,R2125,R2127,R2129,R2130,R2132,R2133  
Add Q2100(Q2100A,Q2100B),Q2101(Q2101A,Q2101B)  
Change R474,R475 (2.2KOhm) to (2.49KOhm)  
Add R2126,R2131 (unmount)
  - NO2 Page22 : Add Dual-lay mount CE7000,CE7001(CE21,CE22 unmount)  
Change MIC JACK J2 (12G14030105N to 12G14030106L)  
Add R2203,L7000  
Add D7000,D7001,C7370 (unmount)  
Move location to bottom side L35,C2200 (original top side)
  - NO3 Page23 : Move location to top side L2200 (original bottom side)
  - NO4 Page37 : Move location to bottom side D106 (original top side--unmount)
  - NO5 Page50 : Add C5030,C5031,R5057,R5058(Power circuit--unmount )  
NO5 Page57 : Rotate R5704 90-degree(Power circuit )
- Z62FM R2.0 2006/08/16
- ER NO1: Page22 mute circuits inverted for vista default driver (Add Q2200)
  - ER NO2: Page22 solve external pop noise, +12VS delay, add C2205 and D2200, and change R270 to 1M ohm
  - ER NO3: Page35, solve external USB power leakage (Add Q47 mount)  
JP3500 (unmount) change to R3400 (unmount)
  - ER NO4: Page22 solve internal pop noise, Change R271 to 470K Ohm, Add C2206=2.2uF

for Vista Jack sense feature

Meet Vista Audio Bandwidth requirement

For EMI solution

Avoid assembly short problem