



A3G BLOCK DIAGRAM





FILE LIST

01











- 01_BLOCK DIAGRAM
- 02_POWER DIAGRAM
- 03_CPU-DOTHAN(HOST)
- 04_CPU-DOTHAN(PWR)
- 05_THERMAL
- 06_NB-MCHM1
- 07_NB-MCHM2
- 08_NB-MCHM3
- 09_DUAL_DDR
- 10_DDR_TERMINATION
- 11_VGA_M11-Disp Sys
- 12_VGA_M11-Mem IF
- 13_VGA_M11-PWR/GND
- 14_VGA_M11-VM TERMINATION
- 15_VGA_M11-Video RAM
- 16_BACKLIGHT&LCD CON
- 17_TV-OUT & CRT CON
- 18_ICH4-M(HUB_PCI)
- 19_ICH4-M(IDE_AC97)
- 20_ICH4-M(USB_PM)
- 21_ICH4-M(POWER)
- 22_CLOCK-ICS950815
- 23_LAN-RTL8100CL
- 24_MINIPCI
- 25_CB1394-R5C593(1)
- 26_CB1394-R5C593(2)
- 27_PCMCIA SOCKET
- 28_IDE-HD
- 29_IDE-ODD
- 30_KBC-M38857
- 31_SuperI/O&FWH
- 32_IR&LPT_PORT
- 33_DEBUG PORT
- 34_CODEC-ALC650
- 35_AUDIO AMP
- 36_MIC
- 37_MDC&RJ45&RJ11
- 38_USB
- 39_FAN&Audio DJ
- 40_FUNCTION KEY
- 41_PWR & RESET SEQ
- 42_VCORE
- 43_VGACORE
- 44_SYSTEM
- 45_2.5V&1.5V&1.35V&1.05V
- 46_1.25V&1.8V
- 47_PIC16C54C
- 48_CHARGER
- 49_AC_BAT_SYS
- 50_BATLOW/SD#
- 51_LOAD SWITCH
- 52_SCREW HOLES
- 53_Clock Map
- 54_Platform Power Delivery Map
- 55_System Power Sequence(1)
- 56_System Power Sequence(2)
- 57_Revision History






**WIDTH: 4mils
SPACE >= 1:2
STROBE SPACE >= 1:3
GROUP SPACE >= 1:5
LENGTH: 0.5" - 6.5"
(#0012)**

CPU PLL CIRCUITS




Target VCC (Std Voltage) :
 FFM: 1.308V
 LFM: 0.956V
 Target Deeper Sleep Vcc =
 0.745 V

TDP:
 21W (Std Voltage)
 10W (Low Voltage)
 5W (Ultra Low Voltage)





These pins should be connected to VCCP on the motherboard. However, these connections should enable addition of decoupling on the VCCQ lines if necessary.



Four 200 uF are located in IMVP4


- Mid Frequency Decoupling (Place around Processor)
- High Frequency Decoupling (Place underneath Processor) using 10uF/6.3V X5R
- +VCCORE Bulk Decoupling




Route H_THERMDA and H_THERMDC on the same layer
 Route VGA_THEM_DP and VGA_THEM_DN on the same layer


-----OTHER SIGNALS
 12 mils
 =====GND
 10 mils
 =====H_THERMDA(10 mils)
 10 mils
 =====H_THERMDC(10 mils)
 10 mils
 =====GND
 12 mils
 -----OTHER SIGNALS

Avoid BPSB_Power







Close to MCH



Intel suggested that DDR_VREF should be turned off in S3-S5. But measure the leakage because there is no +V2.5S.




Place C605, R619, R620 close to U601.P26


NOTE: GRCOMP SHOULD BE 10 MILLS WIDE LESS THEN 0.5" FROM 855PM




R601 USE 36.5 OHM FOR 55 OHM BOARD IMPEDANCE AGP ROUTING

The length of C603 to SMRCOMP pin should <1"
 C603 decoupling capacitor should be placed near to SMRCOMP pin



All decoupling capacitances should be placed near to the associated pins.






C801 should be placed closer to de HSWNG0 than R805 and R807


C802 should be placed closer to de HSWNG1 than R806 and R808

Place R809 close to HVREF4 and R810 close to HVREF1


All decoupling capacitances should be placed near to the associated pins.
FOR +V2.5 DECOUPLING



Rn901 and R901 should be placed close to MCH




Rn902 and R902 should be placed close to MCH




Rn902 and R902 should be placed close to MCH


All termination registers should be placed near to the associated pins of SO-DIMM1



FOR +V1.25S DECOUPLING

All decoupling capacitances should be placed near to the associated pins.





AGP BUS signals is pulled-up by 855PM internal

Place C32 close to M11 pin

Place R314 close to VGA


M11-P: need GPIO_VREF M9+X: not stuff Place C483 & C482 close to VGA


M11-P Strap-pin
 M9+X: not stuff [0,0]
 GPIO[1:0] = 11 (iPD) ; reflck 2 taps earlier than feedback clk (recommended)
 GPIO[3:2] = 00 (iPD) ; 0 tap delay between x1clk and x2clk (recommended)
 GPIO[6:4] = 000 (iPD) ; AGP8X_DETb = 1, AGP4X, 1.5V, AD16
 GPIO[8] = 0 (iPD) ; ID Enable
 GPIO[13:11,9] = 0000 (iPD) ; No ROM, CHG_ID=0 (default setting)
 ZV_LCDDATA[17:16] = 00 (ASIC default) ; single function device
 ZV_LCDDATA[20] = 1 (iPD) ; No slave VIP host port device

LCD	PID2	PID1	PID0
14.1 XGA	1	1	1
15.0 XGA	1	0	1
15.0 SXGA+	0	1	1


Place R313 close to VGA

SRS	D_C	Spread	Deviation
0	NA	-1.25%	(DOWN)
1	NA	-1.75%	(DOWN)






<12,15> GPU_DQA[63.0]




VM_DQA[63.0] <12,15>

<12,15> GPU_DQB[63.0]




VM_DQB[63.0] <12,15>

<12> GPU_DQMA#[7..0]



VM_DQMA#[7..0] <15>


<12> GPU_DQMB#[7..0]



VM_DQMB#[7..0] <15>


Place DQM, QS series termination resistors CLOSE TO Memory

<12> GPU_QSA#[7..0]




VM_QSA#[7..0] <15>

<12> GPU_QSB#[7..0]




VM_QSB#[7..0] <15>

<12,15> GPU_MAA#[13..0]



VM_MAA#[13..0] <12,15>

<12,15> GPU_MAB#[13..0]



VM_MAB#[13..0] <12,15>

Place CLK series termination resistors CLOSE TO GPU

<12> GPU_CLKA0

<12> GPU_CLKA0#

<12> GPU_CLKA1

<12> GPU_CLKA1#

<12> GPU_CKEA


<12> GPU_CSA#

<12> GPU_CSA#

<12> GPU_RASA#

<12> GPU_CASA#

<12> GPU_WEA#



VM_CLKA0 <15>

VM_CLKA0# <15>

VM_CLKA1 <15>

VM_CKEA <15>

VM_CSA1# <15>

VM_CSA0# <15>

VM_RASA# <15>

VM_CASA# <15>

VM_WEA# <15>

<12> GPU_CLKB0

<12> GPU_CLKB0#

<12> GPU_CLKB1

<12> GPU_CLKB1#

<12> GPU_CKEB


<12> GPU_CSB1#

<12> GPU_CSB0#

<12> GPU_RASB#

<12> GPU_CASB#

<12> GPU_WEB#



VM_CLKB0 <15>

VM_CLKB0# <15>

VM_CLKB1 <15>

VM_CLKB1# <15>

VM_CKEB <15>




VM_CSB1# <15>


VM_CSB0# <15>

VM_RASB# <15>

VM_CASB# <15>


VM_WEB# <15>





M11-P: Internal PD, not stuff
M9+X: stuff R1

placed BEAD close to CON1




Backlight: Level Control


placed BEAD close to CON1603

USB PORT 1 for CAMERA
USB PORT 0 for WLAN




CON1
first source: 12-172010300
second source: 12-17001030L





LCD CON




TV-OUT


















Place R&C close to U20.M23 and U20.R22. If it is difficult to match 3", should generated two local reference voltage circuit



Use Daisy-Chain Topology









USB SIGNALS
 X Clock Signals
 | | USB+ USB- | <= 150 mils
 Pair Width/Space: 7/10 mils
 Impedence: 90 ohm(differential)
 Other Signals Space: >= 20 mils
 Clock Signals Spce: >= 50 mils

design guideline
 recommended 22.6ohm

USBRBIAS:
 W/S: 5/5 mils
 Length: <= 0.5"

LxWxH=31x31x2.38
 U20C





LxWxH=31x31x2.38

U20E		
A1	VSS_1	G21
A16	VSS_2	G3
A18	VSS_3	G6
A20	VSS_4	H1
A22	VSS_5	J6
A4	VSS_6	K11
AA12	VSS_7	M8
AA16	VSS_8	M13
AA22	VSS_9	M19
AA3	VSS_10	M23
A08	VSS_11	M28
AB20	VSS_12	M33
AB7	VSS_13	M38
AC1	VSS_14	M43
AC10	VSS_15	M48
AC14	VSS_16	M53
AC15	VSS_17	M58
AC23	VSS_18	M63
AC3	VSS_19	M68
B12	VSS_20	M73
B16	VSS_21	M78
B18	VSS_22	M83
B20	VSS_23	M88
B22	VSS_24	M93
B8	VSS_25	M98
C16	VSS_26	M103
C17	VSS_27	M108
C19	VSS_28	M113
C21	VSS_29	M118
C23	VSS_30	M123
C8	VSS_31	M128
D1	VSS_32	M133
D12	VSS_33	M138
D15	VSS_34	M143
D17	VSS_35	M148
D19	VSS_36	M153
D21	VSS_37	M158
D23	VSS_38	M163
D4	VSS_39	M168
D8	VSS_40	M173
D22	VSS_41	M178
E10	VSS_42	M183
E14	VSS_43	M188
E16	VSS_44	M193
E17	VSS_45	M198
E18	VSS_46	M203
E19	VSS_47	M208
E21	VSS_48	M213
E22	VSS_49	M218
F8	VSS_50	M223
G19	VSS_51	M228

FW82801DBM

I2C address:102H
 3.3V +/- 5%
 SIM: 40mA
 80-360mA


應儘量靠近各pin.

靠近CPU和MCH,以確保BCLK信號品質.


FS4	PS3	FUNCTION
0	0	100MHz(D)
0	1	133MHz
1	0	200MHz
1	1	166MHz

CLK33 GROUP:
 In L4 or L6
 Breakout
 W/S:5/20mils(<=0.3")
 Group Space >=20mils
 Length Match
 name as CLK66


CLK66 GROUP:
 In L4 or L6
 Breakout
 W/S:4/20mils(<=0.3")
 Group Space >=20mils
 Length Match
 +/-100 mils




HOST_CLK GROUP
 in L6
 Pair Width/Space:5/5mils
 Group Space >=25mils
 Length Match: +/-10 mils



Place R421 and R422 close to RTL8100CL
Place R423 and R424 close to Magnetics






R2307 should be placed near to the RTL8100C(L) but away from signal traces (i.e. L_TDP, L_RDN) and clock signals as far as possible.




C2304, C2305 should be placed close to the power pins 3, 7, 20 as possible.


The Crystal should be placed far away from I/O ports, important or high frequency signal traces (Tx, Rx, power), magnetics or board edges.




The RTL8100CL should be placed as close as possible to the 10/100M magnetic U3701. (Less than 12cm)



pull up to VccSus3_3 by internal pull-up resistor




Q1: Suspect that 802_ACTLED#802_LINKLED control 802_leden# together, so 802_leden# on page *function key* should be output rather than input




Not support for ac'97


C2402-C2411 wait for testing & discarding, R2402-R2404 wait for testing & changing to inductors




CB POWER SWITCH




CB DE-BOUNCE







CB SOCKET









design guideline recommended 4.7kohm












Super I/O





FWH



IR





LAYOUT SWAP




PRINT PORT


PCMCIA DEBUG CARD




DISCHARGE CIRCUITS(1)















DISCHARGE CIRCUITS(2)



PCI_RSTNS# Gen Circuit








Headphone

Line-IN


$$f(\text{highpass}) = \frac{1}{2 * 3.14 * C * (IL) * R(IL)} = 500$$


$$f(\text{lowpass}) = \frac{1}{2 * 3.14 * C * R * (10K)} = 106K$$

MIC OP CIRCUIT










MIC JACK






The 10/100M magnetics U3701 should be placed as close as possible to the J3701 connector.










C & L Co-Lay



USB PORT 3 & PORT 5




C & L Co-Lay



USB PORT 2 & PORT 4

USB PORT 1 for CAMERA



Fan Speed Control

SW: FAN_DA1 must be low during S3

Can Swap

<30> FAN_DA1
 <5> OS#_OC
 <5.20> PM_THRM#
 <35> FAN_OFF
 <30> WATCHDOG


CPU FAN will be forced on:
 1) Thermal Sensor Over-temperature(PM_THRM#)
 2) PROCHOT asserted(CPU)
 3) WATCHDOG asserted(KBC)

3.6-5V: 230 mA(Typ)


CPU FAN


FOR ESD

Audio DJ




When power on to OS, BIOS will set CLR_DJ# low.
 74LV74 will be cleared always.
 Use D to Enable AudioDJ in OS.







Power4 Gear
FOLLOW A3N




E-Mail
FOLLOW A3N




Internet
FOLLOW A3N








Touchpad Disable
FOLLOW A3N




Power Switch
FOLLOW A3N




DC Power Jack









[Q] Can 'PM_VGATE delay lms' be removed?
A: Can't remove it. boot failed if removed. But C4101 can be removed.








SYSTEM PWR SEQUENCE

+VCCRTC->RTRCRST#->+5VA0->+3.3/1.8VVSUS->RSMRST#->
SLP_S4#->SLP_S3#->VCCLAN->LANPWROK->VCC->VCORE->
PWROK->VGATE->SUSSTAT#->PCIRST#

CPU: +VCORE, +VCCP, +1.8S
NB: +1.2VS, +1.5VS, +2.5V, +VCCP, +V1.8S
SB: +V1.5SUS, +V3.3SUS, +VCCP, +1.5VS, +V3.3S, +V1.8S
DDR: +2.5V, +1.25V, +1.25VS








M10-P: 344MHz@1.2V, 8.0A
M11-P: 391MHz@1.2V, 7.5A
M11-P: 450MHz@1.3V, TBD

M9+X:	M10/M11:
R4306 = 8KOhm, 10-003418026-21	R4306 = 10KOhm, 10-004401030
R4308 = R4309 = 2KOhm, 10-004412020	R4308 = 2KOhm, 10-004412020
	R4309 = 0Ohm, 10-004400000
PWR_PLY=H, VGACORE=1.25V	PWR_PLY = H, VGACORE=1.0V
PWR_PLY=L, VGACORE=1.5V	PWR_PLY = L, VGACORE=1.2V



此IC之電壓感測器在輸出端內置有平衡電阻，其阻值與輸出電壓成比例。當輸出電壓增加時，平衡電阻之阻值亦隨之增加，從而使輸出電壓感測器之輸出電壓與輸出電壓成比例。此種電壓感測器有助於改善輸出電壓之精度。

此IC之電壓感測器在輸出端內置有平衡電阻，其阻值與輸出電壓成比例。當輸出電壓增加時，平衡電阻之阻值亦隨之增加，從而使輸出電壓感測器之輸出電壓與輸出電壓成比例。此種電壓感測器有助於改善輸出電壓之精度。


採用改版的「星形地」接法，將輸入和輸出電容器(至少100nF)的最低阻抗，大面積銅箔作為中心接地點，與LTC3728去耦電容器的底層，電壓反饋電阻分壓器的底層和IC地SMD引腳連接。

當輸出電壓感測器與輸出電壓感測器之間的距離超過1cm時，應採用一個過時IC的公用編碼器。不要試圖分離兩個通道的輸入去耦，因為這樣會形成一個大迴路電路。

當IC的輸出端與IC的輸入端相連時，IC的輸出端必須返回到IC的輸出端。當輸出端與IC的輸入端相連時，IC的輸出端必須返回到IC的輸出端。當輸出端與IC的輸入端相連時，IC的輸出端必須返回到IC的輸出端。





LTC3728LX Vsense引腳阻性分壓器必須連接在Sense引腳和接地的Sense引腳之間。R443和R444必須連接在Sense引腳和接地的Sense引腳之間。R443和R444必須連接在Sense引腳和接地的Sense引腳之間。





LTC3728LX Vsense引腳阻性分壓器必須連接在Sense引腳和接地的Sense引腳之間。R443和R444必須連接在Sense引腳和接地的Sense引腳之間。R443和R444必須連接在Sense引腳和接地的Sense引腳之間。






Power rating 3210mw at <25 degree. derating factor above 25 degree. -25.7mV/C

ASUS Title : 2.5V&1.5V&1.2V&1.05V
 ASUSTECH CO.,LTD. Engineer: Benz Cai
 Size Project Name
 Custom A3G Rev 2.0
 Date: Wednesday, October 13, 2004 Sheet 45 of 57






80 DEGREE C
THERMAL PROTECTION
PLACE UNDER CPU





current sharing=3.1A

A/D_VIN=19V A/D_VIN_O=19V-3.1A*50mohm=18.845V
 CS+=CS-=19V*100/(10+100)=17.272727V
 I1=(18.845V-17.272727V)/10K=0.15723mA
 V1=17.272727V-0.15723mA*100K=1.5497V
 I4=1.5497V/1K=1.5497mA
 I3=I4-I1=1.39247mA
 RC=(2.5V-1.5497V)/1.39247mA=681 Ohm


Q1:How to get 3.1A?
 Q2:CS+=CS-,Why or the purpose? and with EA1?








$V_{feb} = V_{bat_s} * (10.7 / 806 / (10.7 / 806 + 60.4)) = 0.149 V_{bat_s}$
 when Vbat_s gets to 6.8V, Vfeb=2.5V, cc mode turns to cv mode





when A/D_VIN on, TL494CD工作, 就有charging current在R4806形成-voltage, 由LM358MX中B放大器放大后与1.25V相比, 由LM358MX中A放大器output, then input到TL494CD的feedback pin, 在TL494CD中引起PWM duty change, 使Q4802 turn on/off time change, 起到adjust charging current作用。
 例: I增大, 致Vd增大, 致Vc增大, 致Vc>Ve(=1.25V), 致Vd增大, 致PWM duty增大, 致Vf降低, 致Q4802 turn on time降低, 致I降低, 由上起到cc模式控制。when平衡, Vc=1.25V, 可算出I = I*20mOHM*24.9/25.9*(1+24.9/1)=1.25, so I=2.51A














G3N Platform Power Delivery Map




AC Mode:



AC MODE



BAT MODE



REVISION HISTORY

SCHEME REV.	DATE	REVISION DESCRIPTION
0.1	2004/02/04	Preliminary based on A3N/M3N Add M11-P
0.2	2004/02/06	Fix DRC errors P51: Remove +1.5V0 to +V1.5S switch P46: one of +V3.3A source is Optional, need be Identified Add Power Jumpers
0.3	2004/02/10	Add 54_Clock Map and 55_Platform Power Delivery Map (Created by Eddy) Fix Power Sequence error Change some Circuit to optional Update parts status and part type
0.4	2004/03/18	Add audio codec to 6 channel output Add VGA compatible with M9+X Add comment on Comp. placement Remove TV-OUT function Merge USB CON of WLAN and Camera with Planel Power CON Remove series termination resistors of DQ and MA between VRAM and GPU Change part package Add WLAN RF en/disable Add Battery Selection Modify Audio Amplifier Circuit Modify Audio DJ & Function Key Add System Power Sequence Add Screw Holes
1.0	2004/04/12	Add two local Hublink Ref. Voltage cirtcuit Rename the parts reference Release for Sample Run