









A6K BLOCK DIAGRAM








FILE LIST 01

- 01_BLOCK DIAGRAM
- 02_POWER DIAGRAM
- 03_CPU-AMD K8(HOST)
- 04_CPU-AMD K8(DDR)
- 05_CPU-AMD K8(POWER)
- 06_DDR CON
- 07_DDR BYPASS & BUFFER
- 08_DDR TERMINATOR
- 09_SIS756-1(Host/PEI-E)
- 10_SIS756-2 (for MuTIOL)
- 11_SIS756-3 (GND)
- 12_SIS756-4 (Power)
- 13_THERMAL
- 14_LVDS & BACKLIGHT
- 15_CRT/TV CONNECTOR
- 16_SIS964L (1) PCI/ZIP/IDE
- 17_SIS964L (2) LPC/GPIO
- 18_SIS964L (3) USB
- 19_CLOCK-ICS953805BF
- 20_LAN-RTL8100CL
- 21_MINIPCI
- 22_CB1394-R5C593 (1)
- 23_CB1394-R5C593 (2)
- 24_PCPCIA SOCKET
- 25_IDE-HDD
- 26_IDE-ODD
- 27_KBC-M38857
- 28_SIO-SMSC LPC47N417&BIOS
- 29_IR & LPT_PORT
- 30_Discharge circuit
- 31_CODEC-ALC650
- 32_AUDIO AMP
- 33_MIC
- 34_MDC & RJ45 & RJ11
- 35_USB
- 36_BT-UGP25
- 37_FAN&Audio DJ
- 38_FUNCTION KEY
- 39_PWR & RESET SEQ
- 40_PCPCIA Debug MUX
- 41_PCI-E AC Coupling
- 42_NV44 PEX I/F
- 43_NV44 Strapping
- 44_NV44 VGA/TV OUT
- 45_NV44 LVDS I/F
- 46_NV44 Spread Spectrum
- 47_NV44 FB I/F (A)
- 48_NV44 FB I/F (C)
- 49_VRAM(1)
- 50_Vcore
- 51_1.25V&1.2V
- 52_2.5V&1.8V
- 53_SYSTEM
- 54_LOAD SWITCH
- 55_CHARGER
- 56_PIC16C54
- 57_BATLOW/SD#
- 58_VGA CORE
- 59_SCREWHOLE
- 60_POWER SEQUENCE
- 61_GPIO SETTING
- 62_SECOND SOURCE
- 63_Revision(1)
- 64_Revision(2)






ASUS® Title : CPU SMD (1)
 ASUSTek COMPUTER INC. NB6 Engineer: Brad Lu
 Size Project Name
 Custom A6K
 Date: Thursday, March 03, 2005 Sheet 3 of 64 Rev 1.0




R415 should be placed as close to the processor as possible(not exceed 500mils).

- Legend for signal types and their locations: CPURST# 9,13; AVID[0..4] 50; THERMDA 13; THERMTRIP_CPU# 13; COREFB 50; COREFB# 50; THERMDC 13.

ASUS Title: CPU SMD (2) Engineer: Brad Lu. Project Name: ASUSTek COMPUTER INC. NB6. Date: Thursday, March 03, 2005. Sheet: 4 of 64.






Link plane for EMI




+2.5V (VDDIO, MAX) : 3A
 +1.2VS (VLDT, MAX) : 500mA
 +1.25V (VTT, MAX) : 250mA
 +V CORE (VDD, MAX) : 27A
 +2.5VS (VDDA, MAX) : 35mA





VDDIO: Up to 2.6V to support DDR400 (3A)




Change to 0402









Change to 0603


















Change to 0402


















Because 964L SMBUS is connecting to main power, thus, I connect VDDSPD to +V3.3S




TO fine tune DQS





TO fine tune DQM



These components close to DIMM



These components close to DIMM

























- 6.7 DOM[0..7]
- 6.7 DQ[0..63]
- 6.7 DQS[0..7]
- 3.6,7 MAA[0..13]
- 3.6,7 BAA[0..1]

- 6.7 MCKEA
- 6.7 MCKEB
- 3.6,7 MRASA#
- 3.6,7 MCASA#

- 3.6,7 MWAEA#

- 3.6,7 MCS0#
- 3.6,7 MCS1#
- 3.6,7 MCS2#
- 3.6,7 MCS3#



Symbol	Description	Default
DLEN#	Disable PEX RXP1	Internal Pull Down
TMODE0	Internal Test Modes	0: Enable
TMODE1	Test Mode Selection	1: Test Mode 0: Normal
TMODE2	Test Mode Enable	1: Enable
TRAP[1..0]	NB ASLCK Request Select	00: 133 MHz
TRAP2	NB ASL Serial Mode Initialization Enable	1: Packet mode 0: Serial mode
TRAP[4..3]	Reserved	
TRAP5	PCIe PLL Bypass	Internal Pull Down
TRAP6	PCIe Symlock Test	Internal Pull Down
TRAP[8..7]	PCIe TX Fix Out	Internal Pull Down
TRAP[11..9]	Trap PLLX Frequency Ratio	Ratio 0 Ratio 1
TRAP[13..12]	Trap PLLX Gain	00: PLLX 200MHz 10: PLLX 800MHz 11: PLLX 1000MHz
TRAP14	HyperTransport PLL Frequency Ratio Select	0: by logic decoded
TRAP15	HyperTransport PLL Gain Select	0: by logic decoded
TRAPA[1..0]	Trap PLLX Frequency Ratio 0	0: divide 1 01: divide 2 10: divide 3 11: divide 4
TRAPA[4..2]	Trap PLLX Frequency Ratio 1	000: divide 1 001: divide 2 010: divide 3 011: divide 4 100: divide 5
TRAPA[6..5]	TRAP PLLIX Gain	10: PLLIX 200MHz 11: PLLIX 250MHz (Recom. Value: 10)
TRAP7	For Internal Test	Internal Pull Down

The differences between the traces of MuTIOL Strokes and Data in each group should be smaller than 0.05", and strokes need guide GND trace


The differences between the traces of MuTIOL Strokes and Data should be smaller than 0.05"


MuTIOL


M756-2

Trap




0105-05'









- +3.3VS(VCC3, MAX):29mA
- +1.8VS(VDDZ, MAX):119mA
- +1.8VS(IVDD, MAX):1.783A
- +1.8VS(VDDPEX, MAX):1164mA
- +1.2VS(VLDT, MAX):153mA






THERMAL

Route H_THERMDA and H_THERMDC on the same layer

-----OTHER SIGNALS
 12 mils
 =====GND
 10 mils
 =====H_THERMDA(10 mils)
 10 mils
 =====H_THERMDC(10 mils)
 10 mils
 =====GND
 12 mils
 -----OTHER SIGNALS

Avoid BPSB,Power


BIOS
 BACK_OFF#: When user push "Fn+F7" button, BIOS active this pin to turn off back light.




BIOS
 BACK_ADJ: KBC output D/A signal (adjust voltage level) to adjust Back light.

A3K used D1 R:1.0 Inverter Board



USB PORT 3 for CAMERA




LCD CABLE ID:	PID3	PID2	PID1	PID0
15.1 XGA	1	1	0	1
15.1 SXGA+	1	0	1	1
15.4 WXGA	1	1	1	0
15.4 WSXGA+	0	1	1	1



0114-05' CON1 Changed to "12-17001030A"





LCD Power




Caution: Must tune R1404 & C1415 to meet Panel Spec

Place Pi-Filter close to CRT
(≤ 200 mils)



R68, R69, R71 need more close to NV44M than protect Diode (D12, D13, D14)

TV OUT



R1.1

20,21,22 PCI_AD[31:0]

- PCI_AD31
- PCI_AD30
- PCI_AD29
- PCI_AD28
- PCI_AD27
- PCI_AD26
- PCI_AD25
- PCI_AD24
- PCI_AD23
- PCI_AD22
- PCI_AD21
- PCI_AD20
- PCI_AD19
- PCI_AD18
- PCI_AD17
- PCI_AD16
- PCI_AD15
- PCI_AD14
- PCI_AD13
- PCI_AD12
- PCI_AD11
- PCI_AD10
- PCI_AD9
- PCI_AD8
- PCI_AD7
- PCI_AD6
- PCI_AD5
- PCI_AD4
- PCI_AD3
- PCI_AD2
- PCI_AD1
- PCI_AD0

- T138 PCI_REQ#4 F1
- T136 PCI_REQ#3 F2
- PCI_REQ#2 F3
- PCI_REQ#1 F4
- PCI_REQ#0 F1
- T54 PCI_GNT#4 H4
- T137 PCI_GNT#3 G1
- PCI_GNT#2 G2
- PCI_GNT#1 G3
- PCI_GNT#0 G4
- PCI_C/BE#3 K3
- PCI_C/BE#2 M2
- PCI_C/BE#1 F1
- PCI_C/BE#0 U4
- PCI_INTA# F5
- PCI_INTB# F4
- PCI_INTC# F3
- PCI_INTD# E2
- PCI_FRAME# M1
- PCI_IRDY# N4
- PCI_TRDY# N3
- PCI_STOP# P4
- PCI_SERR# P3
- PCI_PAR P2
- PCI_DEVSEL# N2
- PCI_LOCK# N1
- CLK_PCI_SB W3
- PCI_RST# B3


U19A SIS964L

- 4"-8.5"
- CLK_ZIP_SB AB26
- ZSTB0 V24
- ZSTB0# W26
- ZSTB1 R25
- ZSTB1# T26
- ZUREQ Y24
- ZDREQ Y23
- SZCMP_N AA24
- SZCMP_P AA25
- SZ1XAVDD AC26
- SZ1XAVSS AB25
- SZ4XAVDD Y22
- SZ4XAVSS AA23
- SZVREF AA26
- ZAD16 Y26






- ZAD0 W24
- ZAD1 W25
- ZAD2 W26
- ZAD3 W27
- ZAD4 W28
- ZAD5 W29
- ZAD6 W30
- ZAD7 W31
- ZAD8 W32
- ZAD9 W33
- ZAD10 W34
- ZAD11 W35
- ZAD12 W36
- ZAD13 W37
- ZAD14 W38
- ZAD15 W39


IDSEL	PCI_AD7?	INT	PCI_REQ#?
CB&1394	PCI_AD21	INTB#	PCI_REQ#0
MINIPCI	PCI_AD20	INTC#	PCI_REQ#1
LAN	PCI_AD22	INTD#	PCI_REQ#2

- +1.8SB_VS
- IDEAVDD W1
- IDEAVSS W2
- ICHRDYA AE15 IDE_PIORDY IDE_PIORDY 25
- IDREQA AD14 IDE_PDDREQ IDE_PDDREQ 25
- IRQA AC15 INT_PIRQ INT_PIRQ 25
- CBLIDA AE16 CBLIDA
- IIOORA# AF15 IDE_PDIO# IDE_PDIO# 25
- IIOWA# AC14 IDE_PDIOW# IDE_PDIOW# 25
- IDACKA# AD15 IDE_PDDACK# IDE_PDDACK# 25
- IDSAA2 AC16 IDE_PDA2 IDE_PDA2 25
- IDSAA1 AF16 IDE_PDA1 IDE_PDA1 25
- IDSAA0 AD16 IDE_PDA0 IDE_PDA0 25
- IDECSA1# AE17 IDE_PDCS3# IDE_PDCS3# 25
- IDECSA0# AF17 IDE_PDCS1# IDE_PDCS1# 25
- ICHRDYB AE22 IDE_SIORDY IDE_SIORDY 26
- IDREQB AD21 IDE_SDDREQ IDE_SDDREQ 26
- IRQB AC22 INT_SIRQ INT_SIRQ 26
- CBLIDB AE23 CBLIDB
- IIORB# AF22 IDE_SDIOR# IDE_SDIOR# 26
- IIOWB# AC21 IDE_SDIOW# IDE_SDIOW# 26
- IDACKB# AD22 IDE_SDDACK# IDE_SDDACK# 26
- IDSAB2 AE24 IDE_SDA2 IDE_SDA2 26
- IDSAB1 AF23 IDE_SDA1 IDE_SDA1 26
- IDSAB0 AD23 IDE_SDA0 IDE_SDA0 26
- IDECSB1# AE25 IDE_SDCS3# IDE_SDCS3# 26
- IDECSB0# AF24 IDE_SDCS1# IDE_SDCS1# 26
- IDA0 AE14 IDE_PDD0
- IDA1 AD13 IDE_PDD1
- IDA2 AF13 IDE_PDD2
- IDA3 AD12 IDE_PDD3
- IDA4 AE12 IDE_PDD4
- IDA5 AD11 IDE_PDD5
- IDA6 AF11 IDE_PDD6
- IDA7 AE10 IDE_PDD7
- IDA8 AD10 IDE_PDD8
- IDA9 AE11 IDE_PDD9
- IDA10 AC11 IDE_PDD10
- IDA11 AE12 IDE_PDD11
- IDA12 AC12 IDE_PDD12
- IDA13 AE13 IDE_PDD13
- IDA14 AC13 IDE_PDD14
- IDA15 AE14 IDE_PDD15
- IDB0 AF21 IDE_SDD0
- IDB1 AD20 IDE_SDD1
- IDB2 AE20 IDE_SDD2
- IDB3 AD19 IDE_SDD3
- IDB4 AF19 IDE_SDD4
- IDB5 AD18 IDE_SDD5
- IDB6 AE18 IDE_SDD6
- IDB7 AC17 IDE_SDD7
- IDB8 AE18 IDE_SDD8
- IDB9 AC17 IDE_SDD9
- IDB10 AE18 IDE_SDD10
- IDB11 AC18 IDE_SDD11
- IDB12 AE19 IDE_SDD12
- IDB13 AC19 IDE_SDD13
- IDB14 AC20 IDE_SDD14
- IDB15 AE21 IDE_SDD15



pull up to VccSus_3 by internal pull-up resistor







SIS 964L GPIO/O Power Plan





- GPIO[6:0]: I/O-M
- GPIO[16:7]: I/O-AUX
- GPIO[18:16]: O-AUX
- GPIO[20:19]: OD-AUX
- GPIO[24:21]: I-AUX

**U19B
SIS964L**













SMBUS SLAVE
 ADDRESS DDR SPD: A0
 MAX6657: 98
 Clock Gen: D2

	S1	S3	S5
S3AUXSW#	1	0	1
PSON#	0	1	1
PM_SLP_S3#	1	0	0
PM_SLP_S4#	1	1	0



THERM2#	PU +V2.5S	10K
GPIOFF#	PU +V2.5S	10K
THERM#	PU 3VSUS	4.7K
EXTSMI#	PU 3VSUS	51K
CLKRUN#	PU 3VSUS	4.7K
LAD[0:3]	PU 3VSUS	4.7K
LDRQ#	PU 3VSUS	4.7K
SIRQ#	PU 3VSUS	4.7K
PWRBTN#	PU 3VAUX	51K
AC_SDIN[0:1]	PD GND	100K

UNMOUNT
 +3.3VS OVDD/PVDD: 55 mA
 +1.8SB_VS IVDD: 517.4 mA
 +1.8VAUX IVDDAUX: 31.1 mA
 +3.3VAUX OVDD AUX/PVDD AUX: 52 mA
 VDDZ: 19.9 mA
 MIIA_VDD: 2.3 mA
 USBP_VDD: 7.9 mA
 USBMPA_VDD18: 8.5 mA
 USBVDD33: 1 mA
 USBCMPA_VDD33: 3.6 mA





**U19C
SIS964L**

Connect to +V1.8VAUX if USB wakeup has supported in S3 & S5

964L Strap Pin

USB SIGNALS
 X Clock Signals
 | USB+ - USB-| <= 150 mils
 Impedence: 90 ohm(differential)
 Other Signals Space: >= 20 mils
 Clock Signals Spacce: >= 50 mils

Sis 964L Strap Pin	0	1	Default
IPB_OUT0 (MuTIOL IG Clock PLL)	enable	disable	0
IPB_OUT1 (MuTIOL Operation Mode Select)	Partial-Swin	Full-Swin	0
AC_SYNC (PCI Clock PLL)	enable	disable	0
Trap [I:0] (MuTIOL Operation Frequency Select)	133MHz	66MHz	0
OC4- (SB debug mode)	enable	disable	1




**U19D
SIS964L**

Main Clock Generator

CLK33 GROUP:
In L3
Breakout:
Group Space >= 25 mils
Length Match: same as CLK66


CLK66 GROUP:
In L3
Breakout:
(<=0.3")
Group Space >= 25 mils
Length Match: +/- 100 mils



Damping Resistors
Place near to the
Clock Outputs.


Watch out length mismatch!

BIOS need to disable PIN 26,27,SRCLK, PCIE2-4



Near CLK-Gen's Pin 52 & 49.







Frequency Selection







CLK Table for SiS M756 (ICS-953805)


SiS M760 CLOCK										
(FS5)	(FS2)	(FS1)	(FS0)	CPU	NB CLK	ZCLK	PCIE X	PCI		
				(MHz)	(MHz)	(MHz)	(MHz)	(MHz)		
0	0	0	0	100	100	133.33	100.00	33.33		
0	0	0	1	133.33	133.33	133.33	100.00	33.33		
0	0	1	0	166.66	166.66	133.33	100.00	33.33		
0	0	1	1	200.00	200.00	133.33	100.00	33.33		
0	1	0	0	250.00	250.00	133.33	100.00	33.33		
0	1	0	1	266.66	266.66	133.33	100.00	33.33		
0	1	1	0	100.00	125.00	133.33	100.00	33.33		
0	1	1	1	133.33	166.66	133.33	100.00	33.33		
1	0	0	0	166.66	222.22	133.33	100.00	33.33		
1	0	0	1	200.00	200.00	133.33	100.00	33.33		
1	0	1	0	250.00	333.33	133.33	100.00	33.33		
1	0	1	1	266.66	400.00	133.33	100.00	33.33		
1	1	0	0	202.00	202.00	134.66	100.00	33.66		
1	1	0	1	204.00	204.00	136.00	100.00	34.00		
1	1	1	0	206.00	206.00	137.33	100.00	34.33		
1	1	1	1	208.00	208.00	138.66	100.00	34.66		

Trap Default





Intel Calexico(802.11a+802.11b)
 802.11b Tx: 500-526 mA Rx: 280-299 mA Sleep: 30 mA
 802.11a Tx: 435-475 mA Rx: 310-327 mA Sleep: 30 mA



```


MDIO01--> MS Card Detect
MDIO03--> SD Write Protect
MDIO04--> SD Card Power0 Control/
          MS Power Control
MDIO07--> SD External Clock/
          MS External Clock
MDIO08--> SD Command/MS Bus State
MDIO09--> SD Clock/MS Clock
MDIO10--> SD Data 0/MS Data 0
MDIO11--> SD Data 1/MS Data 1
MDIO12--> SD Data 2/MS Data 2
MDIO13--> SD Data 3/MS Data 3

MDIO02--> xDCE#
MDIO05--> SD Power Control 1 / xDWP
MDIO06--> xD/MS/SD LED Control
MDIO14--> xD Data
MDIO15--> xD Data
MDIO16--> xD Data
MDIO17--> xD Data
MDIO18--> xD CLE
MDIO19--> xD ALE

```





[2] AS CLOSE AS POSSIBLE
TO DEVICE TERMINALS.






藍色pin腳名稱的訊號
是要經由MUX分離的訊號
以避免841的微的LPC訊號
跟SYSTEM的LPC訊號相衝突





PCMCIA SOCKET

CON14








**P23,P43
exchanged by
BIOS's request**

Daisy-Chain in layout




S0-S3: (2.5 mA Typ, 7 mA Max.)

LxWxH=14x14x1.7





P54,P55,P43,P50 are wake-up event inputs when KBC in standby mode



BAT_SEL#:
Hi : 8 Cell
Low : 4 Cell






4 Cell battery mode:
1. Banias CPU run 600MHz
2. Celeron CPU throttling 50%








Audio DJ pin depends on Keyboard Matrix.

Follow M6N


A3N follow M6N
Keyboard Matrix




K/B	US	UK	JP
KEYDETECT1	H	L	L
KEYDETECT2	H	H	L




IDE



R1.1





Super I/O






Nomal : OPEN
 DB Card Disable MB BIOS : LOW
 DB Card Enable MB BIOS : HI
 ID[0:3] : internal Pull-down 20K~100K




ASUS		Title : LPC47N217 & BIOS	
ASUSTek COMPUTER INC. NB6		Engineer: Brad Lu	
Size	Project Name	Rev	
Custom	A6K	1.1	
Date: Thursday, March 03, 2005		Sheet	28 of 64




LAYOUT SWAP



PRINT PORT




PCMCIA DEBUG Card




1105


PCI_RSTNS# Gen Circuit







DISCHARGE CIRCUITS















DISCHARGE CIRCUITS








T type routing, place R at branch point.





5V-5VA LDO







$f(\text{highpass}) = \frac{1}{2 * 3.14 * R * C} = 73$
 $R = 32 \text{ Ohm}$ for Headphone, so $C = 68\mu\text{F}$
 But in order to reduce component type, use $100\mu\text{F}/6.3\text{V}$ (11-041210721), but $100\mu\text{F}$ is too big for A3N, so change to $47\mu\text{F}$.




LOSS U3202A~D




For reduce "POP" noise when system enter S3(suspend to RAM) or resume from S3. Net "OP_SD#" should be pull low by KBC controller when system at S3 mode.


$f(\text{highpass}) = \frac{1}{2 * 3.14 * C(IL) * R(IL)} = 500$



R1.2 BOM change to 09-013103013




R1.2 BOM change to 09-013103013



Pop noise can be heard via headphone when system boot, restart and resume from S3. Add OP_SD# to control the turn-on timing.

But when system resume from S3, pop noise is behind OP_SD# pull high. Add a delay circuit to prevent it.





BTL Gain = -2
 $R(IL) = 10K$
 $= -2$
 $= 10K$
 $= V$
 Speaker W = ---
 $R = 2 * 2$
 $= 4\text{ohm}$
 $= 1W$

$f(\text{lowpass}) = \frac{1}{2 * 3.14 * C(150P) * R(10K)} = 106K$

ASUS Title : AUDIO AMP
 ASUSTek COMPUTER, INC. NB6 Engineer: Brad Lu
 Size Project Name
 Custom A6K
 Date: Thursday, March 03, 2005 Sheet 32 of 64

MIC OP CIRCUIT



MIC JACK







INTMIC_A:GND_AUDIO
: W/P/X = 12/5/15mils




R111 & R112
change to
09-013103013
in R1.2 BOM

ASUS		Title : MIC	
ASUSTek COMPUTER INC. NB6		Engineer: Brad Lu	
Size Custom	Project Name A6K	Date: Thursday, March 03, 2006	Rev 1.0
Date: Thursday, March 03, 2006		Sheet 33 of 64	





UNMOUNT








USB PORT 0 & PORT 1



USB PORT 2 & PORT 4



Bluetooth Module Connector



USB PORT 5 for Bluetooth Module


		Title : BT_UGPZ5	
ASUSTek COMPUTER INC. NB6		Engineer: Bruce Lee	
Size B	Project Name A6K		Rev 1.0
Date: Thursday, March 03, 2005		Sheet 36 of 64	

Fan Speed Control

SW: FAN_DA1 must be low during S3

KBC will issue a analog (a voltage level) signal.

Using a OP AMP and fine-tuning the level, we can improve the fan speed accuracy.



When fan speed is very slow, after RC integrator the level of FANSP1 will be very low that may make south bridge do the wrong detection.

CPU FAN

- CPU FAN will be forced on:
- 1) Thermal Sensor
 - 2) PROCHOT asserted (CPU)
 - 3) WATCHDOG asserted (KBC)


U6 output maximum will be 10.5V (VCC-1.5V) which will damage south bridge. Add a MOS to transfer it to +3V level.

SWAP FOR LAYOUT








SWDJ_EN# function :


1. Push DJ_SW#, turn on Audio DJ.
2. PM_SLP_S4# will keep high.
3. Push DJ_SW# again, KBC will receive SWDJ_EN#. KBC can't issue SUSC# (PM_SLP_S4#) immediately. If KBC do it, PM_SLP_S4# (page 37) will go low, DJ_SW# low signal will go to PM_PWRBTN#, then system will restart. KBC need trigger the righting edge of SWDJ_EN#, for make sure end user already push than remove DJ Switch button than issue SUSC#, DJ_SW# won't initial low to page37 PM_PWRBTN#, can turn off Audio DJ and won't restart.

Audio DJ



When power on, BIOS will set CLR_DJ# low. 74LV74 will be cleared always. Use D34 to Enable AudioDJ in OS. Use D34 to Turn off AudioDJ when system be turned on in DJ mode.





PWRGD_2.5S TD:0.69x33m (23ms)


To Discharge circuits

To Discharge circuits

To POWER

POWER OK (>100ms) (240ms)

+VLDT ON (+V1.2S)




PCMCIA DEBUG PORT


Isolate card bus control and slot signal when debug card plug in


RC value may need to be tuned for each product.

Isolate BVD1 signal



When +3V on, select BVD1 to CARD_DET2 for RC delay time





PLACE these 0402 AC coupling caps close to sis756.

TX P&N [0..15] PIN SWAP FOR LAYOUT




PLACE these 0402 AC coupling caps close to nv44m


RX P&N 0.2.7.9.11.13.14.15 PIN SWAP FOR LAYOUT

NV44M


PCI-E I/F





FOR MEMORY STRAPS




FOR MEMORY STRAPS




FOR CRYSTAL / PCIE_ID STRAPS



MEM TYPE STRAP



(PCI_DEVICE_ID)




ASUS Title: NV44 Strapping
 ASUSTek COMPUTER INC. Engineer: Brad Lu

Size	Project Name	Rev
Custom	A6K	1.00
Date: Thursday, March 03, 2005	Sheet	43 of 64

- U48D
14/14_GND_
- NV44M**
- AA12 GND_0
 - AA2 GND_1
 - AA21 GND_2
 - AA31 GND_3
 - AB27 GND_4
 - AB6 GND_5
 - AC10 GND_6
 - AC23 GND_7
 - AC29 GND_8
 - AC4 GND_9
 - AD16 GND_10
 - AD17 GND_11
 - AD2 GND_12
 - AD31 GND_13
 - AE17 GND_14
 - AE27 GND_15
 - AE6 GND_16
 - AF11 GND_17
 - AF26 GND_18
 - AF29 GND_19
 - AG4 GND_20
 - AG7 GND_21
 - AG10 GND_22
 - AG11 GND_23
 - AG14 GND_24
 - AG15 GND_25
 - AG19 GND_26
 - AG2 GND_27
 - AG22 GND_28
 - AG31 GND_29
 - AG8 GND_30
 - AH24 GND_31
 - AJ10 GND_32
 - AJ13 GND_33
 - AJ16 GND_34
 - AJ17 GND_35
 - AJ20 GND_36
 - AJ23 GND_37
 - AJ26 GND_38
 - AJ29 GND_39
 - AK4 GND_40
 - AK7 GND_41
 - AK2 GND_42
 - AK28 GND_43
 - AK31 GND_44
 - AL11 GND_45
 - AL14 GND_46
 - AL19 GND_47
 - AL22 GND_48
 - AL25 GND_49
 - AL3 GND_50
 - AL6 GND_51
 - AL9 GND_52
 - AM13 GND_53
 - AM16 GND_54
 - AM17 GND_55
 - AM20 GND_56
 - AM23 GND_57
 - AM26 GND_58
 - AM29 GND_59
 - B12 GND_60
 - B15 GND_61
 - B18 GND_62
 - B21 GND_63
 - B24 GND_64
 - B27 GND_65
 - B3 GND_66
 - B30 GND_67
 - B6 GND_68
 - B9 GND_69
 - C2 GND_70
 - C31 GND_71
 - D10 GND_72
 - D13 GND_73
 - D16 GND_74
 - D17 GND_75
 - D20 GND_76
 - D23 GND_77
 - D26 GND_78
 - D29 GND_79
 - D4 GND_80
 - D7 GND_81
 - F11 GND_82
 - F14 GND_83
 - F19 GND_84
 - F2 GND_85
 - F22 GND_86
 - F25 GND_87
 - F31 GND_88
 - FB GND_89
 - G26 GND_90
 - G29 GND_91
 - G4 GND_92
 - G7 GND_93
 - H27 GND_94
 - H6 GND_95
 - J16 GND_96
 - J17 GND_97
 - J2 GND_98
 - J31 GND_99



GND


- GND_100 K10
- GND_101 K23
- GND_102 K29
- GND_103 K4
- GND_104 L27
- GND_105 L6
- GND_106 M12
- GND_107 M2
- GND_108 M21
- GND_109 M31
- GND_110 N10
- GND_111 N15
- GND_112 N29
- GND_113 N4
- GND_114 P15
- GND_115 P18
- GND_116 P27
- GND_117 P6
- GND_118 R13
- GND_119 R14
- GND_120 R15
- GND_121 R18
- GND_122 R19
- GND_123 R2
- GND_124 R20
- GND_125 R21
- GND_126 R31
- GND_127 T16
- GND_128 T17
- GND_129 T24
- GND_130 T29
- GND_131 T4
- GND_132 U16
- GND_133 U24
- GND_134 U29
- GND_135 U8
- GND_136 V13
- GND_137 V14
- GND_138 V15
- GND_139 V18
- GND_140 V19
- GND_141 V2
- GND_142 V20
- GND_143 V31
- GND_144 W15
- GND_145 W18
- GND_146 W27
- GND_147 W6
- GND_148 Y15
- GND_149 Y18
- GND_150 Y29
- GND_151 Y4





LVDS/Panel control

NV44M








VGA output



TV OUT





DACC_xxxx ONLY IN NV43






IFPD_xxx ONLY IN NV43

<Variant Name>

















GPIO	I/O	ACTIVE	USAGE
0	IN	N/A	PRIMARY DVI HOT PLUG
1	IN	N/A	2ND DVI HOT PLUG
2	OUT	HIGH	BACKLIGHT BRIGHTNESS
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	HIGH	NV VDD VID0
6	OUT	HIGH	NV VDD VID1
7	OUT	HIGH	FBVDD VID0
8	IN	LOW	THERMAL
9	OUT	LOW	FAN PWM







NV44M

VRAM I/F CHANNEL A







+1.8FB_VS



- FBC_CMD0 C13 X
- FBC_CMD1 A16 X
- FBC_CMD2 A13 X
- FBC_CMD3 B17 X
- FBC_CMD4 B20 X
- FBC_CMD5 A19 X
- FBC_CMD6 B19 X
- FBC_CMD7 B14 X
- FBC_CMD8 E16 X
- FBC_CMD9 A14 X
- FBC_CMD10 C15 X
- FBC_CMD11 B16 X
- FBC_CMD12 E17 X
- FBC_CMD13 C19 X
- FBC_CMD14 D15 X
- FBC_CMD15 C17 X
- FBC_CMD16 A17 X
- FBC_CMD17 D16 X
- FBC_CMD18 D14 X
- FBC_CMD19 E16 X
- FBC_CMD20 C14 X
- FBC_CMD21 C18 X
- FBC_CMD22 E14 X
- FBC_CMD23 B13 X
- FBC_CMD24 E15 X
- FBC_CMD25 F15 X
- FBC_CMD26 A20 X
- FBC_CLK0 E13 X
- FBC_CLK1 F13 X
- FBC_CLK1* F18 X
- FBC_CLK1* E17 X



- RFU4 C20 X
- RFU5 D1 X
- FBC_DEBUG T28 tp30
- FBC_REFCLK T103 tp30
- FBC_REFCLKN T102 tp30
- FBC_PLLVDD G8 FBC_PLLVDD
- FBC_PLLAVDD G10 FBC_PLLAVDD
- FBC_PLLGND G9 GND
- FBCAL_PD_VDDQ K26 FBCAL_PD_VDDQ
- FBCAL_PU_GND H26 FBCAL_PU_GND
- FBCAL_TERM_GND J26 FBCAL_THRM_GND

ASUS Title : NV44M FB I/F(C)


ASUSTek COMPUTER INC. Engineer: Brad Lu

Size	Project Name	Rev
Custom	A6K	1.00


Date: Thursday, March 03, 2005 Sheet 48 of 64

8Mx32

U3



VDD/VDDQ = 1.8V




0214-05' R1.1


VREF=0.4(FBVDDQ) FOR NV44

8Mx32

U6



VDD/VDDQ = 1.8V



0214-05' R1.1


VREF=0.4(FBVDDQ),FQR,NV44

NOT INSTALL IN NV44 W/ 16,32MB(32BITS)


VRAM 16MB/32MB CHANNEL A (NOT INSTALL FOR MEP43/44)


Samsung "03-15124E013" for K4D553235F-GC33 300MHz 600Mbps/pin


ASUS Title : NV44M VRAM
 ASUSTek COMPUTER INC. Engineer: Brad Lu
 Size Project Name
 Custom A6K
 Date: Thursday, March 03, 2005 Sheet 49 of 64 Rev 1.00






- T114 1 TPC28b AVID0
- T115 1 TPC28b AVID1
- T117 1 TPC28b AVID2
- T119 1 TPC28b AVID3
- T122 1 TPC28b AVID4
- T147 1 TPC28b CORE_ON
- T153 1 TPC28b +VCORE_PG
- T123 1 TPC28b COREFB
- T124 1 TPC28b COREFB#







ASUS		Title : SYSTEM	
ASUSTek COMPUTER INC. NB6		Engineer: Louis_Lin	
Size	Project Name	Rev	
Custom	A6K	1.0	
Date: Thursday, March 03, 2006	Sheet 53 of 64		









AC_BAT_SYS	AC_BAT_SYS	14,50,52,53,55,57,58
+5VAO	+5VAO	51,52,53
+3VA	+3VA	14,17,37,39,51,53
+5VA	+5VA	53,56
+3VO	+3VO	36,51,53
+3.3VAUX	+3.3VAUX	9,14,17,18,20,39,51
+1.8VAUX	+1.8VAUX	9,17,18,51
+3.3V	+3.3V	9,14,16,18,21,22,23,24,27,29,30,31,32,34,37,38,39,40,51,53,58
+3.3VS	+3.3VS	4,5,6,12,13,14,15,16,17,18,19,21,22,25,26,27,28,30,31,32,34,37,42,43,44,45,46,47,48,50,52,58
+12VO	+12VO	23,24,30,37,51,53
+12VS	+12VS	23,24,30,37,51,53
+12V	+12V	14,15,32
+5VO	+5VO	24,36,50,51,53,57
+5V	+5V	14,27,30,32,35,37,38,40,58
+2.5VO	+2.5VO	51,52
+2.5V	+2.5V	3,4,5,6,8,30,52
+2.5VS	+2.5VS	4,9,13,17,18,30,39
+1.8VO	+1.8VO	51,52
+1.8V	+1.8V	18,22,30,52
+1.8VS	+1.8VS	9,10,12,15
+1.2VO	+1.2VO	51
+1.2VS	+1.2VS	3,4,5,9,12,30,42,51
+1.25V	+1.25V	3,4,5,8,30,51
A/D_VINO	A/D_VIN	55,57
BAT	BAT	55,56,57
+5VCHG	+5VCHG	55,57
+5VLCM	+5VLCM	27,38,56,57
+2.5VREF	+2.5VREF	51,57
+VCORE	+VCORE	5,27,50


$V_{bat} = (R1+R2) / R2 * 4.2$
 $V_{bat} = (30k+10k) / 10k * 4.2 = 16.8V$
 $V+INE2 = 24.5 * I_{chg} (A) * R_{s1}$
 $V+INE2 = 24.5 * 2.5 (A) * 0.050 = 3.062V$ $V_{ref} = 5.000V$
 DEFAULT $R(LOW) = 100K$
 $R(hi) = (5 / 3.062 - 1) * 100K = 63.3K$

$V+INE1 = 25 * I_{in} (A) * R_{s2}$
 $V+INE1 = 25 * 4.58 (A) * 0.010 = 1.145V$
 DEFAULT $R(LOW) = 100K$
 $R(hi) = (5 / 1.145 - 1) * 100K = 336.68K$

4CELL
 $V+INE2 = 24.5 * 1.4 (A) * 0.050 = 1.715V$
 PRECHG
 $V+INE2 = 24.5 * 0.4 (A) * 0.050 = 0.5V$








(H/W Battery low shutdown is 11.6V)

CNT	17.146V
MIN	17.062V
MAX	17.230V

ASUS		Title : BATLOW/SD#	
ASUSTek COMPUTER INC. N86		Engineer: Louis_Lin	
Size	Project Name		
Custom	A6K		
Date: Thursday, March 03, 2005	Sheet 57 of 64		
		Rev	1.0




MAX: 8.5A
1.2V
+/- 30mV


H: 1.1V
L: 1.2V

V1.1

SCREW HOLE




For MDC module




P/N 13-N7510M270

For NB fix sink



P/N 13-NCF10M010

For NV44M-V fix sink



CPU Throttling(BIOS setting): 90 degree C.
 System shutdown(BIOS setting) : 100 degree C.
 H/W shutdown(page 44, U47 , no load) : 105 degree C.

Short Pad location:
 Page39: JP4,5,15,16,19,26,27
 Page40: JP6,7,9,22,24
 Page42: JP13,14,17,18,28,29

Don't Short Pad: JP26

- JP4:+V2.5 --Power In
- JP5:+V1.25S
- JP6:+V2.5
- JP7:+V1.2S
- JP9:+VCCP
- JP13:+V5S
- JP14:+V5
- JP15:+V1.5SUS
- JP16:+V2.5 --Power IN
- JP17:+V1.8S
- JP18:+V12
- JP19:+V1.8
- JP22:+V1.5S
- JP24: VREF5-->+V5A
- JP26:+3VALWAYS_T-->+V3.3A (open)
- JP27:+3VALWAYS_M-->+V3.3A (short)
- JP28:+V3.3S
- JP29:+V3.3

PCB STACK-UP

PCB THICKNESS: 1.6 mm

- L1 TOP
- L2 VCC
- L3 GND
- L4 BOT

IMPEDENCE

Single-Ended

- 27.4 OHM WIDTH
TOP/BOT 20 mils
- 37.5 OHM WIDTH
TOP/BOT 12 mils
- 42 OHM WIDTH
TOP/BOT 10 mils
- 55 OHM WIDTH
TOP/BOT 5 mils

Differential

- 70 OHM WIDTH/SPACE
TOP/BOT 9 mils/ 5 mils
- 90 OHM WIDTH/SPACE
TOP/BOT 7 mils/ 10 mils
- 100 OHM WIDTH/SPACE
TOP/BOT 5 mils/ 7 mils

PCI INTERFACE

PCI_REQ#

- CB&1394 PCI_REQ#0
- MINIPCI PCI_REQ#1
- LAN PCI_REQ#2

PCI_GNT#

- CB&1394 PCI_REQ#0
- MINIPCI PCI_REQ#1
- LAN PCI_REQ#2

IDSEL

- CB&1394 PCI_AD21
- MINIPCI PCI_AD20
- LAN PCI_AD16

PCI_INT#

- CB&1394 PCI_INTB/A/D#
- MINIPCI PCI_INTC/D#
- LAN PCI_INTC#

POWER INTERFACE

SIGNALS	TYPE	POWER
CLK_EN#	I	+V3.3S_CLK
PM_PSI#	O	+VCCP
VR_VID[5:0]	O	+VCCP
CPU_VRON	O	+V3.3SUS
VRM_PWRGD	I	+V3.3S
PM_STPCPU#	O	+V3.3S
CHG_LED	I	+5VLCM
RST_BTN#	O	OD
OTP_RESET#	I	+V5
SHUT_DOWN#	I	AC_BAT_SYS
+5VLCM	PWR	+V5
PM_SLPDLY_S3#	O	+V3.3
PM_SLP_S4#	O	+V3.3SUS
BAT_LEARN	I	+V3.3
BAT_LLOW#_OC	I	+V3.3
BAT_IN#_OC	I	+V3.3
ACIN_OC	I	+V3.3
CHG_FULL_OC	I	+V3.3
PM DPRSLPVR	O	+V3.3S
AC_APR_UC	I	+V5A
+V5A	PWR	VREF5
3V_ON	O	OD
AC_BAT_SYS	PWR	DC
A/D_DOCK_IN	PWR	DC
SMC_BAT	IO	+V3.3
SMD_BAT	IO	+V3.3

POWER PLANE


POWER	VOLTAGE	CURRENT
+VCCORE	1.46V	25A
+VCCP	1.05V	2.4A(Max),1A(Real)
+V1.2S	1.2V	2.5A
+V1.25S	1.25V	0.5A
+V1.5S	1.5V	1.32A
+V1.5SUS	1.5V	64 mA
+V1.8	1.8V	0.14A
+V1.8S	1.8V	0.3 A
+V2.5	2.5V	6.68A
+V3.3S	3.3V	1.732A
+V3.3	3.3V	1.515A
+V3.3SUS	3.3V	14 mA
+V5S	5V	2.5A
+V5	5V	3.75A
+V5SUS	5V	0.5A
+V12	12V	0.25A
+V12S	12V	0.25A

ASUS® Title : SCREW HOLE

ASUSTek COMPUTER INC. NB6 Engineer:

Size	Project Name	Rev
Custom	A6U	1.0

Date: Thursday, March 03, 2005 Sheet 59 of 64



Power On Sequence

1 → 12

PCI Device	IDSEL#	REQ/GNT#	Interrupts
LAN_RTL8100CL	AD22	2	D
CARD READER	AD21	0	B
CARDBUS	AD21	0	C
1394	AD21	0	D
MINIPCI (802.11a/b/g)	AD20	1	C,D

SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
SO-DIMM 1	1010010x (A4)
Thermal Sensor (SA56004)	0101110x (5C)
PIC	1001001x (92)

SIS964L GPIO	SIGNAL NAME	I/O	Volt
GPIO 0		P-U	+3.3VS
GPIO 1	NV_THERM#	INPUT	+3.3VS
GPIO 2	THRM_ALERT#	INPUT	+3.3VS
GPIO 3	EXTSMI#	INPUT	+3.3VS
GPIO 4	PM_CLKRUN#	OUTPUT	+3.3VS
GPIO 5		P-U	+3.3VS
GPIO 6	CPUFAN_SPD_A	INPUT	+3.3VS
GPIO 7	BACK_OFF#	OUTPUT	+3.3VAUX
GPIO 8	PM_RI#	INPUT	+3.3VAUX
GPIO 9	KBDSCI_3A	INPUT	+3.3VAUX
GPIO 10	LID_963#_3A	INPUT	+3.3VAUX
GPIO 11	PM_STPPCI#	OUTPUT	+3.3VAUX
GPIO 12	PM_STPCPU#	OUTPUT	+3.3VAUX
GPIO 13	SIO_SMI#	INPUT	+3.3VAUX
GPIO 14	S3AUXSW#	OUTPUT	+3.3VAUX
GPIO 15	BT_ON	P-L	+3.3VAUX
GPIO 16	802_LED_EN#	OUTPUT	+3.3VAUX
GPIO 17	WLAN_ON#	OUTPUT	+3.3VAUX
GPIO 18	CB_SD#	OUTPUT	+3.3VAUX
GPIO 19	SM_CLK	OUTPUT	+3.3VS
GPIO 20	SM_DATA	I/O	+3.3VS
GPIO 21		NC	+3.3VAUX
GPIO 22		NC	+3.3VAUX
GPIO 23		P-L	+3.3VAUX
GPIO 24		P-U	+3.3VAUX

KBC GPIO	A6K
P23	OP_SD#
P22	BAT_LEARN
P21	(KB_P21)
P20	KBCRSM
P42	(WATCHDOG)
P43	CHG_FULL_OC
P44	KB_CPURST
P45	KB_GATEA20
P46	KBCSCI
P47	PM_CLKRUN#
P50	KBC_BAT_LLOW#
P51	KEYDETECT1
P52	KEYDETECT2
P53	CLR_DJ#
P54	BAT_SEL
P55	BAT1_IN#_OC
P56	(FAN_DA1)
P57	ADJ_BL
P67	DJ_LED#
P66	SWDJ_EN#
P65	+VCORE
P64	ACIN_OC
P63	DISTP
P62	MARATHON#
P61	INTERNET#
P60	EMAIL#
P75	(KB_CLK)
P74	(MS_CLK)
P73	TPAD_CLK
P72	(KB_DAT)
P71	(MS_DAT)
P70	TPAD_DAT
P77	BAT_SMC
P76	BAT_SMD
P27	SCROLLLOCK#
P26	NUM_LED#
P25	CAP_LED#
P24	SET_PLTRSTNS#
P40	EXT_SMI
P41	EMAIL_LED#

FIRST SOURCE	SECOND SOURCE	NOTE
05-001005111	05-001017122	L5 NA10643
	05-001005310	
06-006002411	06-006002001	
06-010008000	06-010008100	L5 NA10601
06-017001000	06-017001200	
07-005000010	07-005000210	L5 NA10473
	07-005000410	
07-005261010	07-005357010	Power RD Request
07-010303271	07-010303273	L5 NA10603
07-010002501	07-010812500	
07-014150220	07-014150120	
07-016202032	07-016402032	
	07-016102032	
09-013103013	09-013103010	L5 NA10512
09-091090000	09-091090001	L5 NA10512
	09-091090005	
10-093111041	10-093111040	L5 NA10334
10-124901000	10-12490100A	L5 NA10298
10-12490560A	10-124905600	
11-032310661	11-032310662	For MC request
	11-032310663	
11-033410400	11-033410401	Follow L5G R2.0 2nd source
	11-033410405	
	11-033410406	
11-033410500	11-033410502	
11-03B210620	11-031110621	L5 NA10407
	11-031210621	*11-03B110623 for Power RD Request
	11-03B110621	
	11-03B110622	
	11-03B210621	
	11-03B110623	

REVISION LIST

POWER INTERFACE

SIGNALS TYPE POWER

POWER PLANE

POWER	VOLTAGE	CURRENT
+VCORE	0.7 - 1.55V	27.3A
+1.25V	1.25V	0.725A
NVVDD	1.1/1.2V	8.62A
+2.5V	2.5V	5.55A
+1.8VAUX	1.8V	50mA
+1.2P_VS	1.2V	1.875A
+1.2VS	1.2V	635mA
+1.8VS	1.8V	2.521A
+1.8V	1.8V	415 mA
+1.8FB_VS	1.8V	2A
+2.5VS	2.5V	0.035A
+3.3V	3.3V	1.925A
+3.3VS	3.3V	2.955A
+5VS	5V	4.7A
+5V	5V	3.865A
+5VA	5V	0.05A
+12V	12V	0.05A
+12VS	12V	0.01A
+3.3VAUX	3.3V	0.417A
+3VA	3.3V	0.02A

IMPEDENCE

Single-Ended

27.4 OHM WIDTH

TOP/BOT 22 mils
IN1/IN3 16 mils

37.5 OHM WIDTH

TOP/BOT 13.5 mils
IN1/IN3 10 mils

42 OHM WIDTH

TOP/BOT 11 mils
IN1/IN3 8.5 mils

55 OHM WIDTH

TOP/BOT 6 mils
IN1/IN3 5 mils

75 OHM WIDTH

TOP/BOT 2.5 mils
IN1/IN3 2 mils

Differential

70 OHM WIDTH/SPACE

TOP/BOT 8 mils/ 4 mils
IN1/IN3 8 mils/ 3.5 mils

90 OHM WIDTH/SPACE

TOP/BOT 5 mils/ 5 mils
IN1/IN3 5 mils/ 5 mils

100 OHM WIDTH/SPACE

TOP/BOT 4 mils/ 6 mils
IN1/IN3 4.25 mils/ 5.75 mils

PCI INTERFACE

PCI_REQ#

CB&1394 PCI_REQ#0
MINIPCI PCI_REQ#1
LAN PCI_REQ#2

IDSEL

CB&1394 PCI_AD21
MINIPCI PCI_AD20
LAN PCI_AD22

PCIe Device

PEG

NVIDIA NV44M

PCIe Giga NIC

N/A

PCB STACK-UP

PCB THICKNESS: 1.6 mm

L1 TOP
L2 VCC
L3 IN1
L4 IN2
L5 GND
L6 BOT

SIGNAL IN: AVIDT0;4] CORE_ON COREFFB COREFFB#

POWER IN: AC_BAT_SYS +5V0 +3.3VS

OUT: +VCORE_PG

SIGNAL IN: VLDT_ON +2.5VREF SUSC#_PWR DDR_PWRGD +1.2VS_PG

POWER IN: +5VA0 +12V +3V0 +3VAUX +2.5V0 +1.25V +3.3V +5V0 +1.8V0

SIGNAL IN: SUSC#_PWR

POWER IN: AC_BAT_SYS +3.3VS +5VA0

SIGNAL IN: SUSC#_PWR OTP_RESET# SHUT_DOWN# AUX_ON

POWER IN: AC_BAT_SYS +3VA +3.3VS +VCC_GMCH_CORE +5VA0

OUT: +5VA +5V0 +12V0 +3V0

Rev	Date	Description
R1.00	04/6/28	1. Initial release.
R1.1	02/14/05'	<p>1.R14&R15 be changed from 75 ohm to 49.9 ohm,P-9.follow SIS.</p> <p>2.Q26A be changed to "D67" to prevent body diode leakage current,p-39.</p> <p>3.Q26B be changed to "Q107",P-39.</p> <p>4.R453&R475 be changed from 10kohm to 6.81kohm,P-49.follow NVIDIA.</p> <p>5.R578 & C758 be changed to mounting.</p> <p>6.JP32 CON pin definition be corrected.</p> <p>7.Enable R5C841 internal regulator,P-22. VCC_RIN= +3.3V</p> <p>8.C769 be changed from 0.1uf to 0.47uf,P-22. globe reset timing.</p> <p>9.Audio Jack "J5" be changed from "12-140001088" to "12-140001081",P-32.</p> <p>10.C665,C666,C659,C655,C643,C648 be changed from 330pf to 5pf,P-15.</p> <p>11.C4 & C7 be changed from 5pf to 27pf and mounted,P-15</p>
	02/21/05'	<p>1.Added C834,C835,C836 at NVVDD,P-42. reduce ripple.</p> <p>2.Added R587 and U61 ,P-39. meet K8 CPU power off sequency.</p> <p>3.Changed U28 power source from +5VA to +3VA,P-39.prevent quiescent current.</p> <p>4.Changed RN28B pull up power source from +3.3VAUX to +3VA,P-39.prevent quiescent current.</p> <p>5.Removed Q88B ,P-37.DJ_SW# latched sequency .</p> <p>6.Q16 and Q45 be changed ,P-28.parts Preparing.</p> <p>7.Added D68 ,P27.LED flash when ODD running.</p> <p>8.Added JRST1,P-17. subbattery reset asserted.</p> <p>9.Added R617 47KOHM pull low ,P-16</p>
	02/22/05'	<p>1.Added R624 and changed R130 from 10k ohm to 47kohm,P-14. white screen when entry and resuming in S3.</p> <p>2.Added C837,P-42.EMI</p> <p>3.Changed thermal sensor for cost.</p>
	02/23/05'	<p>1.Changed R29 pin2 power source from +3.3VAUX to +3.3VAUX_NB,P-9.</p>
	02/25/05'	<p>1.CN17/CN18/CN19/CN20/CN33 parts be changed for cost!</p> <p>2.R264 unmount,p-9.duplicate</p>

Rev	Date	Description