



Layout note:
 COMP0 and COMP2 need to be Zo=27.4ohm traces.
 Best estimate is 18mil wide trace for outer layers and 14mil if on internal layer. See RDDP of Banias.
 Traces should be shorter than 0.5". Refer to latest CS layout

COMP1, COMP3 should be routed as Zo=55ohm traces shorter than 0.5"



		A-STEP	B-STEP
Bclk	FSB	BSEL1	BSEL0
100	400	0	1
133	533	0	0



Dothan FSB533			
	Min	Typ	Max
VCCA	1.425V	1.5V	1.575V
			Max
ICCA			120mA

ASUS Title : **DO THAN CPU(1)**
 Engineer: **Mark Lin**
 <OrgName>
 Size Project Name
 Custom **A6VC**
 Date: **Tuesday, May 17, 2005** Sheet **3** of **58** Rev **2.0**

MOBILE DOTHAN VID TABLE


VID[5..0]	Voltage	VID[5..0]	Voltage
000000	1.708V	100000	1.196V
000001	1.692V	100001	1.180V
000010	1.676V	100010	1.164V
000011	1.660V	100011	1.148V
000100	1.644V	100100	1.132V
000101	1.628V	100101	1.116V
000110	1.612V	100110	1.100V
000111	1.596V	100111	1.084V
001000	1.580V	101000	1.068V
001001	1.564V	101001	1.052V
001010	1.548V	101010	1.036V
001011	1.532V	101011	1.020V
001100	1.516V	101100	1.004V
001101	1.500V	101101	0.988V
001110	1.484V	101110	0.972V
001111	1.468V	101111	0.956V
010000	1.452V	110000	0.940V
010001	1.436V	110001	0.924V
010010	1.420V	110010	0.908V
010011	1.404V	110011	0.892V
010100	1.388V	110100	0.876V
010101	1.372V	110101	0.860V
010110	1.356V	110110	0.844V
010111	1.340V	110111	0.828V
011000	1.324V	111000	0.812V
011001	1.308V	111001	0.796V
011010	1.292V	111010	0.780V
011011	1.276V	111011	0.764V
011100	1.260V	111100	0.748V
011101	1.244V	111101	0.732V
011110	1.228V	111110	0.716V
011111	1.212V	111111	0.700V

Dothan FSB533			
VCC	LFM	TVP	HFM
1.14V	1.2V	1.356V	
C4	C3	C0	
0.9A	7.59A	27A	



Dothan FSB533			
Min	Typ	Max	
0.997V	1.05V	1.102V	VCCP
			Max
		2.5A	ICCP

1.0V - 1.2V(+/- 5%)
S0-S1M: 2.5
A(CPU,MCH,ICH)



+VCCP (CPU) Decoupling Capacitor
(Place near CPU)

Fan Speed Control


When fan speed is very slow, after RC integrator the level of FANSP1 will be very low that may make south bridge do the wrong detection.

KBC will issue a analog (a voltage level) signal.




Using a OP AMP and fine-tuning the level, we can improve the fan speed accuracy.

CPU FAN

SW: FAN_DA1 must be low during S3



CPU FAN will be forced on:
 1) Thermal Sensor Over-temperature
 2) PROCHOT asserted(CPU)
 3) WATCHDOG asserted(KBC)




CPU VCORE Decoupling Capacitor

Mid Frequency Decoupling (Place around Processor)



High Frequency Decoupling (Place underneath Processor) using 10uF/6.3V X5R




+VCORE Bulk Decoupling

Four 200 uF are located in IMVP4





Pin 13	Pin 14	SMB Addr
1	X	5C **
0	1	5A
0	0	58





Before the C1 step, R53,R54 unmount

PCIEB_TXN0	1	2	PCIEG_RXN0		
PCIEB_TXP0	C559	0.1uF/10V	1	2	PCIEG_RXP0
PCIEB_TXN1	1	2	PCIEG_RXN1		
PCIEB_TXP1	C107	0.1uF/10V	1	2	PCIEG_RXP1
PCIEB_TXN2	1	2	PCIEG_RXN2		
PCIEB_TXP2	C563	0.1uF/10V	1	2	PCIEG_RXP2
PCIEB_TXN3	1	2	PCIEG_RXN3		
PCIEB_TXP3	C118	0.1uF/10V	1	2	PCIEG_RXP3
PCIEB_TXN4	1	2	PCIEG_RXN4		
PCIEB_TXP4	C571	0.1uF/10V	1	2	PCIEG_RXP4
PCIEB_TXN5	1	2	PCIEG_RXN5		
PCIEB_TXP5	C138	0.1uF/10V	1	2	PCIEG_RXP5
PCIEB_TXN6	1	2	PCIEG_RXN6		
PCIEB_TXP6	C580	0.1uF/10V	1	2	PCIEG_RXP6
PCIEB_TXN7	1	2	PCIEG_RXN7		
PCIEB_TXP7	C153	0.1uF/10V	1	2	PCIEG_RXP7
PCIEB_TXN8	1	2	PCIEG_RXN8		
PCIEB_TXP8	C590	0.1uF/10V	1	2	PCIEG_RXP8
PCIEB_TXN9	1	2	PCIEG_RXN9		
PCIEB_TXP9	C167	0.1uF/10V	1	2	PCIEG_RXP9
PCIEB_TXN10	1	2	PCIEG_RXN10		
PCIEB_TXP10	C600	0.1uF/10V	1	2	PCIEG_RXP10
PCIEB_TXN11	1	2	PCIEG_RXN11		
PCIEB_TXP11	C173	0.1uF/10V	1	2	PCIEG_RXP11
PCIEB_TXN12	1	2	PCIEG_RXN12		
PCIEB_TXP12	C611	0.1uF/10V	1	2	PCIEG_RXP12
PCIEB_TXN13	1	2	PCIEG_RXN13		
PCIEB_TXP13	C186	0.1uF/10V	1	2	PCIEG_RXP13
PCIEB_TXN14	1	2	PCIEG_RXN14		
PCIEB_TXP14	C625	0.1uF/10V	1	2	PCIEG_RXP14
PCIEB_TXN15	1	2	PCIEG_RXN15		
PCIEB_TXP15	C196	0.1uF/10V	1	2	PCIEG_RXP15



VTT


0.9475V/1.05V/1.1025V
/ /640mA

Layout Note: Vssa_CRTDAC
Route caps within 250mil of Alviso. Route FB within 3" of Alviso.

Route Vssa_CRTDAC GND from GMCH to decoupling cap ground lead and then connect to the gnd plane

Alviso Core

Min	Typ	Max
VCC	1V	1.05V
ICC	Min	Typ
		Max
		3.7A



Note: All VCCSM pins shorted internally.



Note: All VCCSM pins shorted internally.

PCIe-1.5V

1.425V/1.5V/1.575V
/ /1500mA

DDR2-1.8V(2 Slot)


1.7V/1.8V/1.9V
/ / 2.4A




CFG[17..3] have internal pullup resistors.
 CFG[19..18] have internal pulldown resistors.
 SDVOCRTL_DATA has internal pulldown resistors.

SDVOCRTL_DATA :
 LOW = No SDVO
 device present
 (Default)

CFG5 : LOW = DMI X 2
 HIGH = DMI X 4 (Default)




CFG6 : LOW = DDR2 SDRAM
 HIGH = DDR SDRAM (Default)




CFG7 : CPU STRAP

LOW = Mobile Prescott
 HIGH = Dothan CPU (Default)




CFG8 : PCI-X POWER Saving

LOW = PCI-X POWER Saving
 HIGH (Default)




CFG9 : PCIE GRAPHIC LANE

LOW = REVERSE LANE
 HIGH = NORMAL OPERATION (Default)




CFG16 : FSB DYNAMIC ODT

LOW = Dynamic ODT Disabled
 HIGH = Dynamic ODT Enabled (Default)




CFG18 : VCC SELECT


LOW = 1.05V (Default)
 HIGH = 1.5V



CFG19 : VTT SELECT

LOW = 1.05V (Default)
 HIGH = 1.2V






NV44M-V / 43M

PCI-E I/F

7.17,18,19,27,28,38 PLT_RST#



no stuff




7 PCIEG_RXP[0..15]
7 PCIEG_RXN[0..15]


--- TW=5mils
--- TD=6/7mils
--- TW=5mils
--- PD=20mils
--- TW=5mils
--- TW=5mils

AG12	PEX_TSTCLK_OUT	AM12	PEX_TSTCLK_OUT
XH15	PEX_TSTCLK_OUT	AM11	PEX_TSTCLK_OUT
AG14	PEX_REFCLK	AM14	PEX_REFCLK
XH15	PEX_REFCLK	AM15	PEX_REFCLK
AK13	PEX_RX0	AK13	PEX_RX0
AK14	PEX_RX0	AK14	PEX_RX0
AK15	PEX_TX0	AK15	PEX_TX0
AK16	PEX_TX0	AK16	PEX_TX0
AK17	PEX_TX1	AK17	PEX_TX1
AK18	PEX_TX1	AK18	PEX_TX1
AK19	PEX_TX1	AK19	PEX_TX1
AK20	PEX_TX2	AK20	PEX_TX2
AK21	PEX_TX2	AK21	PEX_TX2
AK22	PEX_TX2	AK22	PEX_TX2
AK23	PEX_TX3	AK23	PEX_TX3
AK24	PEX_TX3	AK24	PEX_TX3
AK25	PEX_TX3	AK25	PEX_TX3
AK26	PEX_TX4	AK26	PEX_TX4
AK27	PEX_TX4	AK27	PEX_TX4
AK28	PEX_TX4	AK28	PEX_TX4
AK29	PEX_TX5	AK29	PEX_TX5
AK30	PEX_TX5	AK30	PEX_TX5
AK31	PEX_TX5	AK31	PEX_TX5
AK32	PEX_TX6	AK32	PEX_TX6
AK33	PEX_TX6	AK33	PEX_TX6
AK34	PEX_TX6	AK34	PEX_TX6
AK35	PEX_TX7	AK35	PEX_TX7
AK36	PEX_TX7	AK36	PEX_TX7
AK37	PEX_TX7	AK37	PEX_TX7
AK38	PEX_TX8	AK38	PEX_TX8
AK39	PEX_TX8	AK39	PEX_TX8
AK40	PEX_TX8	AK40	PEX_TX8
AK41	PEX_TX9	AK41	PEX_TX9
AK42	PEX_TX9	AK42	PEX_TX9
AK43	PEX_TX9	AK43	PEX_TX9
AK44	PEX_TX10	AK44	PEX_TX10
AK45	PEX_TX10	AK45	PEX_TX10
AK46	PEX_TX10	AK46	PEX_TX10
AK47	PEX_TX11	AK47	PEX_TX11
AK48	PEX_TX11	AK48	PEX_TX11
AK49	PEX_TX11	AK49	PEX_TX11
AK50	PEX_TX12	AK50	PEX_TX12
AK51	PEX_TX12	AK51	PEX_TX12
AK52	PEX_TX12	AK52	PEX_TX12
AK53	PEX_TX13	AK53	PEX_TX13
AK54	PEX_TX13	AK54	PEX_TX13
AK55	PEX_TX13	AK55	PEX_TX13
AK56	PEX_TX14	AK56	PEX_TX14
AK57	PEX_TX14	AK57	PEX_TX14
AK58	PEX_TX14	AK58	PEX_TX14
AK59	PEX_TX15	AK59	PEX_TX15
AK60	PEX_TX15	AK60	PEX_TX15
AK61	PEX_TX15	AK61	PEX_TX15
AK62	PEX_RX15	AK62	PEX_RX15
AK63	PEX_RX15	AK63	PEX_RX15
AK64	PEX_RX15	AK64	PEX_RX15




FOR MEMORY STRAPS



FOR MEMORY STRAPS




FOR CRYSTAL / PCIE_ID STRAPS



MEM TYPE STRAP



NV44M memory strap settings:
 01 (0001) SAMSUNG 8Mx32X2 64MB (two VRAM) -> 1.8V
 01 (0001) HYNIX 8Mx32X2 64MB (two VRAM) -> 1.8V
 04 (0100) SAMSUNG 4Mx32X2 32MB (two VRAM) -> 1.8V
 09 (1001) HYNIX 8Mx32X1 32MB (one VRAM) -> 1.8V
 0C (1100) SAMSUNG 4Mx32X1 16MB (one VRAM) -> 1.8V



(PCI_DEVICE_ID)




MIOBD4: PCI_DEVICE0 MIOBD3: PCI_DEVICE2
 MIOBD5: PCI_DEVICE1 MIOBD11: PCI_DEVICE3

NV43M - ID 0X0148 NV44M - ID 0X0168
 NV44M-V- ID 0X0167




(for panel user ID)

- U100D
14/14_GND_
- NV44M-V / 43M
- GND
- AA12 GND_0
 - AA2 GND_1
 - AA21 GND_2
 - AA31 GND_3
 - AB6 GND_4
 - AC10 GND_5
 - AC23 GND_6
 - AC26 GND_8
 - AC4 GND_9
 - AD16 GND_10
 - AD17 GND_11
 - AD2 GND_12
 - AD31 GND_13
 - AE17 GND_14
 - AE27 GND_15
 - AE6 GND_16
 - AE11 GND_17
 - AE26 GND_18
 - AE29 GND_19
 - AF4 GND_20
 - AF7 GND_21
 - AG10 GND_22
 - AG11 GND_23
 - AG14 GND_24
 - AG15 GND_25
 - AG19 GND_26
 - AG2 GND_27
 - AG22 GND_28
 - AG31 GND_29
 - AG8 GND_30
 - AH24 GND_31
 - AH10 GND_32
 - AH13 GND_33
 - AH16 GND_34
 - AH17 GND_35
 - AJ20 GND_36
 - AJ23 GND_37
 - AJ26 GND_38
 - AJ29 GND_39
 - AK2 GND_40
 - AJ7 GND_41
 - AK28 GND_42
 - AK28 GND_43
 - AK31 GND_44
 - AL11 GND_45
 - AL14 GND_46
 - AL19 GND_47
 - AL22 GND_48
 - AL25 GND_49
 - AL3 GND_50
 - AL9 GND_51
 - AM13 GND_53
 - AM16 GND_54
 - AM17 GND_55
 - AM20 GND_56
 - AM23 GND_57
 - AM26 GND_58
 - AM29 GND_59
 - B12 GND_60
 - B15 GND_61
 - B18 GND_62
 - B21 GND_63
 - B24 GND_64
 - B27 GND_65
 - B3 GND_66
 - B30 GND_67
 - B6 GND_68
 - B9 GND_69
 - C2 GND_70
 - D10 GND_71
 - D13 GND_73
 - D16 GND_74
 - D17 GND_75
 - D20 GND_76
 - D23 GND_77
 - D26 GND_78
 - D29 GND_79
 - D4 GND_80
 - D7 GND_81
 - F11 GND_82
 - F14 GND_83
 - F19 GND_84
 - F2 GND_85
 - F22 GND_86
 - F25 GND_87
 - F31 GND_88
 - FR GND_89
 - G26 GND_90
 - G29 GND_91
 - G4 GND_92
 - G7 GND_93
 - H27 GND_94
 - H6 GND_95
 - I16 GND_96
 - I17 GND_97
 - J2 GND_98
 - J31 GND_99




If using NV44M-V, R930, R931, C1100, Q150 unmount



VGA output




TV OUT



DACA_VDD - 3.3V +/- 5% I_{max}=80mA




XTAL/PLLVDD




GPIO	I/O	ACTIVE	USAGE
0	IN	N/A	PRIMARY DVI HOT PLUG
1	IN	N/A	2ND DVI HOT PLUG
2	OUT	HIGH	BACKLIGHT BRIGHTNESS
3	OUT	HIGH	PANEL POWER ENABLE
4	OUT	HIGH	PANEL BACKLIGHT ENABLE
5	OUT	HIGH	NVDD VID0
6	OUT	HIGH	NVDD VID1
7	OUT	HIGH	FBVDD VID0
8	IN	LOW	THERMAL SHUTDOWN
9	OUT	LOW	FAN PWM

GPIO & JTAG




Super I/O




Pin 33 pull down -> I/O Address 02E Hex



Keep From Leakage Current




SIR



PRINT PORT




Unused SATA pin
- Connect RX, RBIAS, CLK to GND
- Leave TX, LED# as NC



ASUS		Title: ICH6M - SATA, LPC, IDE (1)	
<OrgName>		Engineer: Mark Lin	
Size	Project Name	Rev	
Custom	A6VC	2.0	
Date: Tuesday, May 17, 2005	Sheet 18	of 58	


PLT_RST#
 ICH6, Alviso/M26/KBC/FWH/HDD

U24A



PCI_AD[0..31] 32,33,35

U24B






PLACE within 500 mils of ICH.
 5.5mil/8mil



INTERNAL PULL-DOWN SIGNALS :
 AC_BITCLK, AC_RST#, AC_SDN[2:0],
 AC_SDOUT, AC_SYNC, DPSPVPR,
 LAN_CLK, PDD[7], SDD[7],
 PDDREQ, SDDREQ, SPKR,
 USB[7:0][P,N]

INTERNAL PULL-UP SIGNALS :
 EE_DIN, EE_DOUT,
 GNT[B:A]#, GNT[5]#,
 GPIO[17:16], LAD[3:0]#,
 LDRQ[1:0], LAN_RXD[2:0],
 PME#, PWRBTN#


3/17




PCB_VID 0 1 2
 MB V1.0 0 0 0




Place 0.01uF within 100mils of ICH near pin AA19
Place 4X0.1uF Distribute near pin ICH6 Package edge




Place BOTH within 100mils of ICH near pin D27




Place 0.1uF near AG10
Place 0.1uF near E26, E27
Place 0.1uF near AG13, AG16
Place 0.1uF near A2-A6, D1-H1





Place 0.1uF within 100mils of ICH near pin AG23




Vcc3_3
3.3V/0.204A



Place BOTH within 100mils of ICH near pin A17



Place 0.1uF near G10



- AA19 VCC1_5_21
- AA20 VCC1_5_22
- AA21 VCC1_5_23
- L11 VCC1_5_24
- L12 VCC1_5_25
- L13 VCC1_5_26
- L14 VCC1_5_27
- L16 VCC1_5_28
- L17 VCC1_5_29
- M11 VCC1_5_30
- P11 VCC1_5_31
- P17 VCC1_5_32
- T11 VCC1_5_33
- L111 VCC1_5_34
- U12 VCC1_5_35
- U14 VCC1_5_36
- U16 VCC1_5_37
- U17 VCC1_5_38
- G8 VCC1_5_39
- D24 VCC1_5_40
- D25 VCC1_5_41
- D26 VCC1_5_42
- D27 VCC1_5_43
- E20 VCC1_5_44
- E21 VCC1_5_45
- E22 VCC1_5_46
- E24 VCC1_5_47
- F20 VCC1_5_48
- F21 VCC1_5_49
- F22 VCC1_5_50
- G20 VCC1_5_51
- F9 VCC1_5_52

- AA12 VCC3_3_1
- AA14 VCC3_3_2
- AA15 VCC3_3_3
- AA17 VCC3_3_4
- AD17 VCC3_3_5
- AG13 VCC3_3_6
- AG16 VCC3_3_7
- AG19 VCC3_3_8
- AG2 VCC3_3_9
- B1 VCC3_3_10
- E4 VCC3_3_11
- H1 VCC3_3_12
- HZ VCC3_3_13
- J7 VCC3_3_14
- L4 VCC3_3_15
- L7 VCC3_3_16
- MZ VCC3_3_17
- E1 VCC3_3_18
- E26 VCC3_3_19
- AA10 VCC3_3_20
- AG10 VCC3_3_22

- AA22 VCCDMIPWR1
- AA23 VCCDMIPWR2
- AA24 VCCDMIPWR3
- AA25 VCCDMIPWR4
- AB25 VCCDMIPWR5
- AB26 VCCDMIPWR6
- AE7 VCCDMIPWR7
- AE8 VCCDMIPWR8
- AE9 VCCDMIPWR9
- F26 VCCDMIPWR10
- F27 VCCDMIPWR11
- G22 VCCDMIPWR12
- G23 VCCDMIPWR13
- G24 VCCDMIPWR14
- G25 VCCDMIPWR15
- H21 VCCDMIPWR16
- J21 VCCDMIPWR17
- J22 VCCDMIPWR18
- K21 VCCDMIPWR19
- K22 VCCDMIPWR20
- L22 VCCDMIPWR21
- M21 VCCDMIPWR22
- M22 VCCDMIPWR23
- N21 VCCDMIPWR24
- N22 VCCDMIPWR25
- N23 VCCDMIPWR26
- N24 VCCDMIPWR27
- N25 VCCDMIPWR28
- N26 VCCDMIPWR29
- P21 VCCDMIPWR30
- P25 VCCDMIPWR31
- P26 VCCDMIPWR32
- P27 VCCDMIPWR33
- R21 VCCDMIPWR34
- R22 VCCDMIPWR35
- R23 VCCDMIPWR36
- T21 VCCDMIPWR37
- T22 VCCDMIPWR38
- U21 VCCDMIPWR39
- U22 VCCDMIPWR40
- V21 VCCDMIPWR41
- W21 VCCDMIPWR42
- W22 VCCDMIPWR43
- Y21 VCCDMIPWR44
- Y22 VCCDMIPWR45

- F14 VCCSUS3_3_1
- G13 VCCSUS3_3_2
- G14 VCCSUS3_3_3
- A11 VCCSUS3_3_4
- U4 VCCSUS3_3_5
- V1 VCCSUS3_3_6
- V7 VCCSUS3_3_7
- W2 VCCSUS3_3_8
- W7 VCCSUS3_3_9
- A17 VCCSUS3_3_10
- B17 VCCSUS3_3_11
- C16 VCCSUS3_3_12
- C17 VCCSUS3_3_13
- D16 VCCSUS3_3_14
- E16 VCCSUS3_3_15
- F15 VCCSUS3_3_16
- F16 VCCSUS3_3_17
- G15 VCCSUS3_3_18
- G16 VCCSUS3_3_19
- G17 VCCSUS3_3_20
- G18 VCCSUS3_3_21
- A24 VCCSUS3_3_24

- AA6 VCC1_5_1
- AB4 VCC1_5_2
- AB5 VCC1_5_3
- AC4 VCC1_5_4
- AD4 VCC1_5_5
- AE4 VCC1_5_6
- AE5 VCC1_5_7
- AG5 VCC1_5_8
- AF5 VCC1_5_9
- AA7 VCC1_5_10
- AA8 VCC1_5_11
- AA9 VCC1_5_12
- AB8 VCC1_5_13
- AC8 VCC1_5_14
- AD8 VCC1_5_15
- AE8 VCC1_5_16
- AF8 VCC1_5_17
- AG8 VCC1_5_18
- AA6 VCC1_5_19
- AA9 VCC1_5_20

ICH6_M

- AA8 V5REF1
- AA18 V5REF2
- AB18 V5REF_SUS
- P7 V5REF_SUS

- F21 V5REF_SUS
- C727 V5REF_SUS
- C725 V5REF_SUS
- C730 V5REF_SUS

- AC27 VCCDMIPLL
- AE1 VCCSAPATLL
- A25 VCCUSBPLL

- AA22 VCCDMIPWR1
- AA23 VCCDMIPWR2
- AA24 VCCDMIPWR3
- AA25 VCCDMIPWR4
- AB25 VCCDMIPWR5
- AB26 VCCDMIPWR6
- AE7 VCCDMIPWR7
- AE8 VCCDMIPWR8
- AE9 VCCDMIPWR9
- F26 VCCDMIPWR10
- F27 VCCDMIPWR11
- G22 VCCDMIPWR12
- G23 VCCDMIPWR13
- G24 VCCDMIPWR14
- G25 VCCDMIPWR15
- H21 VCCDMIPWR16
- J21 VCCDMIPWR17
- J22 VCCDMIPWR18
- K21 VCCDMIPWR19
- K22 VCCDMIPWR20
- L22 VCCDMIPWR21
- M21 VCCDMIPWR22
- M22 VCCDMIPWR23
- N21 VCCDMIPWR24
- N22 VCCDMIPWR25
- N23 VCCDMIPWR26
- N24 VCCDMIPWR27
- N25 VCCDMIPWR28
- N26 VCCDMIPWR29
- P21 VCCDMIPWR30
- P25 VCCDMIPWR31
- P26 VCCDMIPWR32
- P27 VCCDMIPWR33
- R21 VCCDMIPWR34
- R22 VCCDMIPWR35
- R23 VCCDMIPWR36
- T21 VCCDMIPWR37
- T22 VCCDMIPWR38
- U21 VCCDMIPWR39
- U22 VCCDMIPWR40
- V21 VCCDMIPWR41
- W21 VCCDMIPWR42
- W22 VCCDMIPWR43
- Y21 VCCDMIPWR44
- Y22 VCCDMIPWR45













- F14 VCCSUS3_3_1
- G13 VCCSUS3_3_2
- G14 VCCSUS3_3_3
- A11 VCCSUS3_3_4
- U4 VCCSUS3_3_5
- V1 VCCSUS3_3_6
- V7 VCCSUS3_3_7
- W2 VCCSUS3_3_8
- W7 VCCSUS3_3_9
- A17 VCCSUS3_3_10
- B17 VCCSUS3_3_11
- C16 VCCSUS3_3_12
- C17 VCCSUS3_3_13
- D16 VCCSUS3_3_14
- E16 VCCSUS3_3_15
- F15 VCCSUS3_3_16
- F16 VCCSUS3_3_17
- G15 VCCSUS3_3_18
- G16 VCCSUS3_3_19
- G17 VCCSUS3_3_20
- G18 VCCSUS3_3_21
- A24 VCCSUS3_3_24

- AA6 VCC1_5_1
- AB4 VCC1_5_2
- AB5 VCC1_5_3
- AC4 VCC1_5_4
- AD4 VCC1_5_5
- AE4 VCC1_5_6
- AE5 VCC1_5_7
- AG5 VCC1_5_8
- AF5 VCC1_5_9
- AA7 VCC1_5_10
- AA8 VCC1_5_11
- AA9 VCC1_5_12
- AB8 VCC1_5_13
- AC8 VCC1_5_14
- AD8 VCC1_5_15
- AE8 VCC1_5_16
- AF8 VCC1_5_17
- AG8 VCC1_5_18
- AA6 VCC1_5_19
- AA9 VCC1_5_20








- AA6 VCC1_5_1
- AB4 VCC1_5_2
- AB5 VCC1_5_3
- AC4 VCC1_5_4
- AD4 VCC1_5_5
- AE4 VCC1_5_6
- AE5 VCC1_5_7
- AG5 VCC1_5_8
- AF5 VCC1_5_9
- AA7 VCC1_5_10
- AA8 VCC1_5_11
- AA9 VCC1_5_12
- AB8 VCC1_5_13
- AC8 VCC1_5_14
- AD8 VCC1_5_15
- AE8 VCC1_5_16
- AF8 VCC1_5_17
- AG8 VCC1_5_18
- AA6 VCC1_5_19
- AA9 VCC1_5_20

ICH6_M

Place 0.1uF near A8 Place 0.1uF near AB18




Place 0.1uF near A8 Place 0.1uF near AB18



ICH6_M

Place within 100mils of ICH near pin AG5

Place 150uF, 3 X 0.1uF within 100mils of ICH near pin F27, AB27



VCC1_5_A
1.425V/1.5V/1.575V
/ / 1.77A

VCC2_5
2.5V/0.015A

VCC3_3
3.3V/0.204A



VCC3_3
3.3V/0.223A

ASUS Title : ICH6M - PWR, GND(3)

Engineer: Mark Lin

Size Project Name Custom A6VC

Date: Tuesday, May 17, 2005 Sheet 20 of 58





BIT2	BIT1	BIT0	CPU MHz	SRC MHz	SATA MHz	PCI MHz
0	0	0	266.66	100.00	100.00	33.33
0	0	1	133.33	100.00	100.00	33.33
0	1	0	200.00	100.00	100.00	33.33
0	1	1	166.66	100.00	100.00	33.33
1	0	0	333.33	100.00	100.00	33.33
1	0	1	100.00	100.00	100.00	33.33
1	1	0	400.00	100.00	100.00	33.33

CPU/SW Pins 1 2 3 4
 Dothan FSB533 V V
 Dothan FSB400 V V



SW1 switch to 1, pin1 & 4 open
 SW1 switch to 4, pin1 & 4 short

PLACE termination close to source IC




FSLA Fixed 1
 FSLB Fixed 0
 Depend on FSLC to control the CPU freq.


R1.1




DOC_1, DOC_2 -> L:Normal
 H:Freq will jump to a preprogramed value in the I2C




ASUS Title : CLOCK GENERATOR
 Engineer: Mark Lin
 <OrgName>
 Size Project Name
 Custom A6VC
 Date: Tuesday, May 17, 2005 Sheet 21 of 58
 Rev 2.0




4 / 13




Layout Note: Place these High-Freq decoupling Caps near the GMCH




Layout Note: Place these resistors near the GMCH



Layout Note: Place these Caps near SO DIMM 0




Layout Note: Place these Caps near SO DIMM 0









4 / 13

Layout Note: Place these Caps near SO DIMM 1





SO-DIMM 1 is placed father from the GMCH than SO-DIMM 0






Layout note: Place one cap close to every 2 pullup resistors terminated to +0.9VS




LCD Power

3V-3.6V
Full Active: 410 mA(Max. 500 mA)



discharge +3V_LCD


LCD LVDS Interface




Cable Requirement:
Impedance: 100 ohm +/- 10%
Length Mismatch <= 10 mils
Twisted Pair(Not Ribbon)
Maximum Length <= 16"

INVERTER Interface

BIOS BACK_OFF#: When user pushes "Fn+F7" button, BIOS activate this pin to turn off back light.




A6V uses D1 R:1.0 Inverter Board





USB PORT 4 for USB CAMERA

Pin 19 : Add a USB 2.0 Shielding GND cable to USB module.



A6V doesn't support USB WLAN function!




PLACE ESD Diodes near VGA port







PLACE ESD Diodes near TV port








BAT_SEL#:
Hi : 8 Cell
Low : 4 Cell
4 Cell battery mode:
1. Banias CPU run 600MHz
2. Celeron CPU throttling 50%








3/17




P54,P55,P43,P50 are wake-up event inputs when KBC in standby mode


KID0	: 0	1	1
KID1	: 0	1	0
Mode	: US	UK	JP




FWH






PLCC32 Socket Part Number :
12-043000321
SST FWH/LPC Part Number :
05-001017122(機)


















ALC880 / ALC961
 qp_48p_20_354x354_h63
 REALTEK AUDIO CODEC



For ALC861
 Impedance Match













LINE IN





INTMIC_A:GND_AUDIO
: W/P/X = 12/5/15mils





ASUS		Title : MIC,Line-IN Jack	
<OrgName>		Engineer: Mark Lin	
Size	Project Name		Rev
Custom	A6VC		2.0
Date: Tuesday, May 17, 2005		Sheet	31 of 58











MDC





VCC_3V POWER :
PME#, SPKROUT, RI_OUT#
HWSUSP#, GBRST#, IRQn
CCD1#, CCD2#, VS1#, VS2#
TEST, VCC5EN#, VCC3EN#
VPPEN0, VPPEN1, SD/MS I/F

VCCPCI POWER :
PCI BUS

VCC_SLOT POWER :
CARD_BUS,
CAUDIO, CSTSCHG




RICOH R5C841 :
INT A#-> CARDBUS
INT B#-> 1394
INT C#-> CARD READER

MDIO00-> SD Card Detect
MDIO01-> MS Card Detect
MDIO02-> XD Card Enable
MDIO03-> SD Write Protect / XD Card Ready/Busy#
MDIO04-> SD/MS/XD Card Power0 Control
MDIO05-> XD Card Write Protect
MDIO06-> SD/MSXD LED
MDIO07-> SD/MS External Clock
MDIO08-> SD Command/MS Bus State /XD Card Write Enable
MDIO09-> SD/MS Clock /XD Card Read Enable
MDIO10-> SD/MS/XD Data 0
MDIO11-> SD/MS/XD Data 1
MDIO12-> SD/MS/XD Data 2
MDIO13-> SD/MS/XD Data 3
MDIO14-> XD Data 4
MDIO15-> XD Data 5
MDIO16-> XD Data 6
MDIO17-> XD Data 7
MDIO18-> XD Card Command Latch
MDIO19-> XD Card Address Latch







GBRST# POWER SEQ
+3V ==> (GBRST#/CB_HWSUSP#) ==> PCIRST#

H/W SUSPEND# POWER SEQ :
SUSPEND : CB_HWSUSP# LO=> PCIRST# LO=> +3V OFF
RESUME : +3VS ON => PCIRST# HI=> CB_HWSUSP# HI

UDIO03 H : Enable SD
UDIO04 H : Enable MS
VPPEN0 H : Enable XD



- CINT#/REQ# TPC28t 1 T160
- CSERR#/WAIT# TPC28t 1 T269
- CREQ#/INPACK# TPC28t 1 T282
- CAUDIO/SPKR IN#/BVD2 TPC28t 1 T259
- CSTOP#/A20 TPC28t 1 T159
- CDEVSEL#/A21 TPC28t 1 T157
- CTRDY#/A22 TPC28t 1 T153
- CIRDY#/A15 TPC28t 1 T147
- CSTSCHG#/STSCHG#/BVD1 TPC28t 1 T257
- CBLOCK#/A19 TPC28t 1 T162
- CPERR#/A14 TPC28t 1 T158
- CCLKRUN#/IOIS16# TPC28t 1 T118





ASUS Title : CARDBUS SOCKET



Engineer: Mark Lin

Size Project Name
 Custom A6VC


Date: Tuesday, May 17, 2005 Sheet 36 of 58




1. CLOSE TO R5C841
2. The area is as compact as possible, length < 10 mm
3. TPA Pair and TPB pair mismatch < 2.5mm
4. No via recommend , maximum is one.
5. Total length < 50 mm
6. Differential impedance is 110+/- 6 ohm
7. TPA Pair trace or TPB pair trace mismatch < 1.25mm








Place as close to card reader socket as possible




Layout: SHIELD GND



HD_CSEL : Pull-Down, HDD as Master






HDD





SCSEL : Pull-Up, CDROM as Slave, Pull-Down, CDROM as Master



CD-ROM



USB













BLUE TOOTH MODULE




FUNCTION KEY


Uses 5-pin switch to improve ESD margin.



POWER_LED




R2.0




802_LED

5/3 R2.0




CHG_LED




DJ_LED


5/4




EMAIL_LED







R1.1



R2.0







Pentium M Processor 770
VID 5 4 3 2 1 0
1.372V 0 1 0 1 0 1
0.988V 1 0 1 1 0 1

VR_VID0
VR_VID1
VR_VID2
VR_VID3
VR_VID4
VR_VID5

T242 TPC32t
T244 TPC32t
T243 TPC32t
PSI#
STPCPU#
DPRSLPVR

AC_BAT_SYS

+VCORE (25A)

+3V
+VCORE

0.748V
1.14V ~ 1.26V

F=300KHz






CURRENT LIMIT=25.5A
0.7654V


OFFSET=-1.2%


NORMAL OPERATION
-->DPRSLPVR=L
--> CLK_EN#=L
R(TIME)=9.77K Ohm




SUSPEND OPERATION
-->DPRSLPVR=H
--> CLK_EN#=L
R(TIME)=28K Ohm

For C4 fast exit event






















CPU_F_SEL-->H, OUT=1.5V (FSB=533MHz)
 CPU_F_SEL-->L, OUT=1.8V (FSB=400MHz)











VGA PART





57 NVFBA_D[0..31]

57 NVFBA_D[32..63]

U100B
NV44M-V / 43M
VRAM I/F Channel A

NVFBA_D0 N27
NVFBA_D1 M27
NVFBA_D2 L28
NVFBA_D3 L29
NVFBA_D4 K27
NVFBA_D5 K28
NVFBA_D6 K28
NVFBA_D7 J29
NVFBA_D8 F30
NVFBA_D9 N31
NVFBA_D10 N32
NVFBA_D11 N32
NVFBA_D12 L31
NVFBA_D13 L30
NVFBA_D14 L30
NVFBA_D15 J30
NVFBA_D16 H30
NVFBA_D17 K30
NVFBA_D18 H31
NVFBA_D19 H31
NVFBA_D20 H32
NVFBA_D21 E31
NVFBA_D22 E30
NVFBA_D23 D30
NVFBA_D24 H28
NVFBA_D25 H29
NVFBA_D26 F29
NVFBA_D27 F27
NVFBA_D28 F27
NVFBA_D29 E27
NVFBA_D30 E28
NVFBA_D31 E28
NVFBA_D32 AD29
NVFBA_D33 AE29
NVFBA_D34 AC28
NVFBA_D35 AD28
NVFBA_D36 AB29
NVFBA_D37 AA30
NVFBA_D38 V28
NVFBA_D39 V28
NVFBA_D40 AM30
NVFBA_D41 AF30
NVFBA_D42 AJ31
NVFBA_D43 AJ31
NVFBA_D44 AJ32
NVFBA_D45 AK29
NVFBA_D46 AM31
NVFBA_D47 AL30
NVFBA_D48 AE32
NVFBA_D49 AE30
NVFBA_D50 AE31
NVFBA_D51 AD30
NVFBA_D52 AC31
NVFBA_D53 AC32
NVFBA_D54 AB32
NVFBA_D55 AG27
NVFBA_D56 AG27
NVFBA_D57 AF28
NVFBA_D58 AC28
NVFBA_D59 AH28
NVFBA_D60 AG29
NVFBA_D61 AD27
NVFBA_D62 AE27
NVFBA_D63 AE28

NVFBA_D0 M29
NVFBA_D0M1 M30
NVFBA_D0M2 G30
NVFBA_D0M3 F29
NVFBA_D0M4 AA29
NVFBA_D0M5 AK30
NVFBA_D0M6 AC30
NVFBA_D0M7 AG30

NVFBA_D0S0 L28
NVFBA_D0S1 K31
NVFBA_D0S2 G32
NVFBA_D0S3 G28
NVFBA_D0S4 AB28
NVFBA_D0S5 AL32
NVFBA_D0S6 AF32
NVFBA_D0S7 AH30

FBADQS_WP0
FBADQS_WP1
FBADQS_WP2
FBADQS_WP3
FBADQS_WP4
FBADQS_WP5
FBADQS_WP6
FBADQS_WP7
FBADQS_RN0
FBADQS_RN1
FBADQS_RN2
FBADQS_RN3
FBADQS_RN4
FBADQS_RN5
FBADQS_RN6
FBADQS_RN7

FB_VREF1

FBVDD_0 A12
FBVDD_1 A15
FBVDD_2 A18
FBVDD_3 A21
FBVDD_4 A24
FBVDD_5 A27
FBVDD_6 A3
FBVDD_7 A6
FBVDD_8 A9
FBVDD_9 AA32
FBVDD_10 AA32
FBVDD_11 AG32
FBVDD_12 AK32
FBVDD_13 C32
FBVDD_14 C32
FBVDD_15 I32
FBVDD_16 I32
FBVDD_17 R32
FBVDD_18 R32
FBVDD_19 V32

FBVDDQ_0 AA25
FBVDDQ_1 AB25
FBVDDQ_2 AB26
FBVDDQ_3 G11
FBVDDQ_4 G12
FBVDDQ_5 G15
FBVDDQ_6 G18
FBVDDQ_7 G18
FBVDDQ_8 G21
FBVDDQ_9 G22
FBVDDQ_10 H11
FBVDDQ_11 H12
FBVDDQ_12 H15
FBVDDQ_13 H21
FBVDDQ_14 H22
FBVDDQ_15 H22
FBVDDQ_16 L26
FBVDDQ_17 L26
FBVDDQ_18 M25
FBVDDQ_19 M26
FBVDDQ_20 R25
FBVDDQ_21 R25
FBVDDQ_22 V25
FBVDDQ_23 V26

FBA_CMD0 P32
FBA_CMD1 U27
FBA_CMD2 P31
FBA_CMD3 Y31
FBA_CMD4 W32
FBA_CMD5 W31
FBA_CMD6 T32
FBA_CMD7 V27
FBA_CMD8 T28
FBA_CMD9 T31
FBA_CMD10 U32
FBA_CMD11 W29
FBA_CMD12 W30
FBA_CMD13 T27
FBA_CMD14 U30
FBA_CMD15 V30
FBA_CMD16 R28
FBA_CMD17 U31
FBA_CMD18 R27
FBA_CMD19 U29
FBA_CMD20 W28
FBA_CMD21 R29
FBA_CMD22 R30
FBA_CMD23 P29
FBA_CMD24 U28
FBA_CMD25 L28
FBA_CMD26 Y32

FBA_CLK0 P28
FBA_CLK0# R28
FBA_CLK1 V27
FBA_CLK1# AA27

REFU2 Y30
REFU3 AC28

FBA_DEBUG AC27

FBA_REFCLK D32
FBA_REFCLK# D31







FBA_PLLVDD G23
FBA_PLLAVDD G25
FBA_PLLGND G24


GND

NVFBA_A0 P32
NVFBA_A1 U27
NVFBA_A2 P31
NVFBA_A3 Y31
NVFBA_A4 W32
NVFBA_A5 W31
NVFBA_CS#1 T32
NVFBA_CS#0 V27
NVFBA_WE# T28
NVFBA_BA0 T31
NVFBA_CRE U32
NVFBA_CKE W29
NVFBA_A2 W30
NVFBA_A12 V28
NVFBA_RAS# V30
NVFBA_A11 U30
NVFBA_A10 U31
NVFBA_BA1 R27
NVFBA_A9 U29
NVFBA_A8 W28
NVFBA_A7 R29
NVFBA_A7 R30
NVFBA_A4 P29
NVFBA_CAS# U28
NVFBA_A13 L28
NVFBA_A3 P32
NVFBA_A0 U27
NVFBA_A1 P31
NVFBA_A3 Y31
NVFBA_A4 W32
NVFBA_A5 W31
NVFBA_CS#1 T32
NVFBA_CS#0 V27
NVFBA_WE# T28
NVFBA_BA0 T31
NVFBA_CKE U32
NVFBA_CKE W29
NVFBA_A2 W30
NVFBA_A12 V28
NVFBA_RAS# V30
NVFBA_A11 U30
NVFBA_A10 U31
NVFBA_BA1 R27
NVFBA_A9 U29
NVFBA_A8 W28
NVFBA_A7 R29
NVFBA_A7 R30
NVFBA_A4 P29
NVFBA_CAS# U28
NVFBA_A13 L28







NVFBA_A[0..11] 57

NVFBB_A3 57
NVFBB_A4 57
NVFBB_A5 57
NVFBA_CS#1 57
NVFBA_CS#0 57
NVFBA_WE# 57
NVFBA_BA0 57
NVFBA_CKE 57
NVFBB_A2 57
NVFBA_A12 57
NVFBA_RAS# 57
NVFBA_BA1 57
NVFBA_A9 57
NVFBA_A8 57
NVFBA_A7 57
NVFBA_A4 57
NVFBA_CAS# 57
NVFBA_A13 57
NVFBA_CLK0 57
NVFBA_CLK0# 57
NVFBA_CLK1 57
NVFBA_CLK1# 57
TPC28# T322
TPC28# T323
TPC28# T324
TPC28# T325
TPC28# T326






**VRAM I/F CHANNEL C
(ONLY FOR NV43)**






8Mx32

U102




VDD/VDDQ = 1.8V
Must use 350MHz




8Mx32

U103




VDD/VDDQ = 1.8V
Must use 350MHz







ASUS Title : NV44M-V VRAM(A)
 Engineer: **Mark Lin**
 Project Name: **A6VC**
 Date: **Tuesday, May 17, 2005** Sheet **57** of **58**

8Mx32

U104




VDD/VDDQ = 1.8V
Must use 350MHz



8Mx32

U105



VDD/VDDQ = 1.8V
Must use 350MHz

