





# K40AA Block Diagram




1.5A







SOCKET638  
Change P/N to 12G011306380  
071113

Do not cross plane.



\* If VLDT is connected only on one side, one 4.7uF cap should be added to the island side






PLACE CLOSE TO CPU


09/23 2.0




place close to PROCESSOR within 1.5 inch



place close to PROCESSOR within 1.5 inch




Processor Memory Interface








To SODIMM socket 1

To SODIMM socket 0




- T0514 TPC28T 1 CPU CLK\_H\_C
- T0515 TPC28T 1 CPU CLK\_L\_C
- T0516 TPC28T 1 CPU LDT\_STOP#
- T0517 TPC28T 1 CPU\_PWRGD
- T0518 TPC28T 1 CPU\_VDD0\_RUN\_FB\_L
- T0519 TPC28T 1 CPU\_VDD0\_RUN\_FB\_H
- T0520 TPC28T 1 CPU\_VDD1\_RUN\_FB\_L
- T0521 TPC28T 1 CPU\_VDD1\_RUN\_FB\_H






Decoupling between Processor and DIMMs, Place close to Porcessor as possible




place close to socket

Bottom side decoupling






20080716 Change to 12G025C22004

MEM\_MA\_DATA[0..63] (4)




High









low






200803 Remove R907



PLACE CLOSE TO SOCKET (PER EMI/EMC)



(70) GFX\_VGA\_RXP[0..7]  
 (70) GFX\_VGA\_RXN[0..7]

PCI-E:  
 0-3 HDMI@ RS780M  
 4-7 NC  
 8-15 VGA8x

U1001B



PART 2 OF 6

PCI-E I/F GFX


PCI-E I/F GPP

PCI-E I/F SB

RS780MN



(70) GFX\_VGA\_TXN[0..7]




(70) GFX\_VGA\_TXP[0..7]

(33) PCIE\_RXP1\_LAN  
 (33) PCIE\_RXN1\_LAN  
 (53) PCIE\_RXP2\_WLAN  
 (53) PCIE\_RXN2\_WLAN

PCIE\_TXP1\_LAN (33)  
 PCIE\_TXN1\_LAN (33)  
 PCIE\_TXP2\_WLAN (53)  
 PCIE\_TXN2\_WLAN (53)

(20) PCIE\_SB\_NB\_RX0P  
 (20) PCIE\_SB\_NB\_RX0N  
 (20) PCIE\_SB\_NB\_RX1P  
 (20) PCIE\_SB\_NB\_RX1N  
 (20) PCIE\_SB\_NB\_RX2P  
 (20) PCIE\_SB\_NB\_RX2N  
 (20) PCIE\_SB\_NB\_RX3P  
 (20) PCIE\_SB\_NB\_RX3N


PCIE\_NB\_SB\_TX0P (20)  
 PCIE\_NB\_SB\_TX0N (20)  
 PCIE\_NB\_SB\_TX1P (20)  
 PCIE\_NB\_SB\_TX1N (20)  
 PCIE\_NB\_SB\_TX2P (20)  
 PCIE\_NB\_SB\_TX2N (20)  
 PCIE\_NB\_SB\_TX3P (20)  
 PCIE\_NB\_SB\_TX3N (20)



NB_PWRGD IN	1.8V IN
ALLOW_LDTSTOP OUT(default)/IN	OC/1.8V IN
LDT_STOP# IN(default)/IN	3.3V IN/OC

OSC_14M_NB	1.1V 158R/90.9R
------------	-----------------

STRP_DATA	0	1
VCC_NB	1.0V	1.1V



0104 ADD


20080716 Remove the STRP\_DATA Solution

2008.08.04  
the U and L of LVDS exchange


R1.1 AMD advice  
change backlight enable pin from LVDS\_ENA\_B1 to LVDS\_BLOW

?? for external graphic

R1.11 080319  
 Change the NB Part number to RS780 (A13)



080118  
 Disable Side Port Memory  
 R1.1



**DFT\_GPIO1: LOAD\_EEPROM\_STRAPS**




Selects Loading of STRAPS from EPROM  
 1 : Bypass the loading of EEPROM straps and use Hardware Default Values  
 0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected  
 RS780:SUS\_STAT

**STRAP\_DEBUG\_BUS\_PCIE\_ENABLE**

Enables the Test Debug Bus using PCIE bus:  
 1 : Disable ( Can still be enabled using nbcfg register access )  
 0 : Enable  
 RS780: configurable thru register setting only

**RS740/RS780: Enables Side port memory**

RS780:HSYNCS#  
 Selects if Memory SIDE PORT is available or not  
 1 = Memory Side port Not available  
 0 = Memory Side port available  
 Register Readback of strap: NB\_CLKCFG:CLK\_TOP\_SPARE\_D[1]



5

4

3

2

1

D

D

C

C

B

B

A

A



Title :

ASUSTeK COMPUTER INC. NB1

Engineer: <OrgAddr1>

Size	Project Name	Rev
A	K40AA	1.00

Date: Wednesday, April 08, 2009

Sheet 15 of 94

5

4

3

2

1

		<b>Title :</b> BLANK
ASUSTeK COMPUTER INC		<b>Engineer:</b>
Size A	Project Name <b>K40AA</b>	Rev 1.00
Date: <u>Wednesday, April 08, 2009</u>		Sheet <u>16</u> of <u>94</u>



5

4

3

2

1

D

D

C

C

B

B

A

A



**Title : BLANK**

ASUSTeK COMPUTER INC

**Engineer:**

Size	Project Name	Rev
A	<b>K40AA</b>	1.00

Date: Wednesday, April 08, 2009 Sheet 17 of 94


5

4

3

2

1

		<b>Title :</b> BLANK	
ASUSTeK COMPUTER INC		<b>Engineer:</b>	
Size	Project Name	Rev	
A	<b>K40AA</b>	1.00	
Date: <a href="#">Wednesday, April 08, 2009</a>		Sheet	18 of 94

5

4

3

2

1

D

D

C

C

B

B

A

A

		<b>Title : BLANK</b>	
ASUSTeK COMPUTER INC		<b>Engineer:</b>	
Size	Project Name	Rev	
A	<b>K40AA</b>	1.00	
Date: <a href="#">Wednesday, April 08, 2009</a>		Sheet	19 of 94


5



4

3

2

1










2008.03.03  
R2208 R2209 R2210 R2211 R2212 R2213 From 4.990HM to 00HM



2008/08/11 Remove R2208/R2209/R2210/R2211/R2212/R2213

for SATA HDD  
(51) SATA\_TXP0\_HDD  
(51) SATA\_TXN0\_HDD  
(51) SATA\_RXN0\_HDD  
(51) SATA\_RXP0\_HDD  
for SATA ODD  
(51) SATA\_TXP1  
(51) SATA\_TXN1  
(51) SATA\_RXN1  
(51) SATA\_RXP1




GPIO54:BIOS default  
設為GPIO disable LAN  
設為低電平!

GND trace at  
least 10mil  
wide



NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTC\_CLK



**REQUIRED STRAPS**

	PCI_CLK2	PCI_CLK3	PCI_CLK4	PCI_CLK5	LPC_CLKDEBUG	LPC_CLKEC	RTC_CLK	ACZ_RST#	GP17	GP16
<b>PULL HIGH</b>	BOOTFAIL TIMER ENABLED	USE DEBUG STRAPS	RESERVED	RESERVED	ENABLE PCI MEM BOOT	32-kHz clock ENABLED	INTERNAL RTC DEFAULT	Integrated Microcontroller ENABLED	H,H = Reserved H,L = SPI ROM	
<b>PULL LOW</b>	BOOTFAIL TIMER DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT			DISABLE PCI MEM BOOT DEFAULT	32-kHz clock DISABLED DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	Integrated Microcontroller DISABLED DEFAULT	L,H = LPC ROM (Default) L,L = FWH ROM	

WITH A12 SB700, STRAP PIN FOR MEM BOOT AND EC ENABLE SWAPED.  
I.E. LPC\_CLK0 FOR EC ENABLE, AZ\_RST# FOR MEM BOOT ENABLE.

5

4

3

2

1

D

D

C


C

B

B

A

A

		<b>Title :</b> BLANK
ASUSTeK COMPUTER INC		<b>Engineer:</b>
Size	Project Name	Rev
A	<b>K40AA</b>	1.00
Date: Wednesday, April 08, 2009		Sheet 25 of 94



5

4

3

2

1

D

D

C


C


B

B


A



A

		<b>Title : BLANK</b>	
ASUSTeK COMPUTER INC		<b>Engineer:</b>	
Size	Project Name	Rev	
A	<b>K40AA</b>	1.00	
Date: <u>Wednesday, April 08, 2009</u>		Sheet	<u>26</u> of <u>94</u>

		<b>Title :</b> BLANK
ASUSTeK COMPUTER INC		<b>Engineer:</b>
Size	Project Name	Rev
A	<b>K40AA</b>	1.00
Date: <u>Wednesday, April 08, 2009</u>		Sheet <u>27</u> of <u>94</u>




5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1

		<b>Title : BLANK</b>	
ASUSTeK COMPUTER INC		<b>Engineer:</b>	
Size	Project Name	Rev	
A	<b>K40AA</b>	1.00	
Date: <u>Wednesday, April 08, 2009</u>		Sheet	<u>28</u> of <u>94</u>




















SEL_27	0	100 MHz differential Spread SRC clock
	1	27MHz 3.3V 27MHz spread clock
SEL_HTT66	0	100 MHz differential HTT clock
	1	66MHz 3.3V single ended HTT clock

2008/08/11 Change R4528 to 1580HM, R4529 to 90.90HM



**R2.05**  
 Change RNX3001 from 47 ohm to 0 ohm .The RNX3001 with modification of RN4401 is used to fix the LAD and SERIRQ signals coupling issue. However, the LPC debug board EEROM over-write function is not support now.







close to connector

Note:  
LID\_SW# is easy to cause high voltage damage when plugging inverter board connector to M/B with AC present. Need to add bidirectional diode to protect this pin.

### Keyboard Connector



### F7/N1 Keyboard



11 / 02

5

4

3

2

1

D

D

C


C


B

B


A

A






		<b>Title :POWER-ON SEQUENCE</b>	
ASUSTeK COMPUTER INC. NB1		Engineer: <OrgAddr1>	
Size	Project Name	Rev	
Custom	<b>K40AA</b>	1.00	
Date: Wednesday, April 08, 2009		Sheet	32 of 94




R1.1



R1.1









Pull-up by +3V, Do not pull up by Standby power



(22) L\_ISOLATE#


GPIO54:BIOS default 設為GPI,disable LAN 設為低電平!








**ASUS** Title: **RTL8112(8111B)**  
 ASUSTek Computer Inc. Engineer: **NEIL\_PENG**

Size	Project Name	Rev
A3	<b>K40AA</b>	1.04G
Date: Friday, April 10, 2009	Sheet	33 of 94





R1.1



5

4

3

2

1

D

D

C


C

B

B

A

A

		<b>Title : BLANK</b>	
ASUSTeK COMPUTER INC		<b>Engineer:</b>	
Size Custom	Project Name <b>K40AA</b>	Rev 1.00	
Date: <u>Wednesday, April 08, 2009</u>		Sheet	35 of 94


5

4


3

2

1




# AUDIO POWER




<Variant Name>

<b>ASUS</b>		<b>Title : CONEXANT CX20582</b>
ASUSTeK COMPUTER INC		Engineer: <i>N/A</i>
Size	Project Name	Rev
Custom	<b>K40AA</b>	1.0
Date: Tuesday, April 14, 2009	Sheet 36	of 94


# HP CONN




# External MIC CONN




# MUTE CONTROL




Fix POP of the internal speaker when power-on



# SPEAKER CONNECTOR (2W)



# SPEAKER AMP



GMT 1431 (1st source) 06G045088010  
 TI 6017 (2nd source) 06G045051010  
 EUA6027 06G045097010

5

4

3

2

1

D

D

C


C

B

B

A

A

		<b>Title : MIC&amp;LINEIN</b>	
ASUSTeK COMPUTER INC. NB1		Engineer: <OrgAddr1>	
Size	Project Name		Rev
Custom	<b>K40AA</b>		1.00
Date: Wednesday, April 08, 2009		Sheet	38 of 94

5

4

3

2

1

D

D

C

C

B

B

A

A



**Title : BLANK**

ASUSTeK COMPUTER INC

**Engineer:**

Size	Project Name	Rev
A	<b>K40AA</b>	1.00

Date: Wednesday, April 08, 2009 Sheet 39 of 94

5

4

3

2

1

5

4

3

2

1

D

D

C


C

B

B

A

A

		<b>Title :CARDBUS R5C833 (1)</b>	
ASUSTeK COMPUTER INC. NB1		Engineer: <OrgAddr1>	
Size	Project Name	Rev	
Custom	<b>K40AA</b>	1.00	
Date: Wednesday, April 08, 2009		Sheet	40 of 94

5

4

3

2

1

D

D

C


C

B

B

A

A

		<b>Title :</b> CARDBUS R5C833 (2)	
ASUSTeK COMPUTER INC. NB1		<b>Engineer:</b> <OrgAddr1>	
Size	Project Name	Rev	
Custom	<b>K40AA</b>	1.00	
Date: Wednesday, April 08, 2009		Sheet	41 of 94



5

4

3

2

1

D

D

C


C

B

B

A

A

		<b>Title :</b> 1394&CardReader CON	
ASUSTeK COMPUTER INC. NB1		<b>Engineer:</b> <Engineer Name>	
Size	Project Name		Rev
Custom	<b>K40AA</b>		1.00
Date: Wednesday, April 08, 2009		Sheet	42 of 94

5

4

3

2

1

5

4

3

2

1

D

D

C


C


B

B

A

A

		<b>Title : NEW CARD</b>	
ASUSTeK COMPUTER INC. NB1		Engineer: <OrgAddr1>	
Size	Project Name		Rev
Custom	<b>K40AA</b>		1.00
Date: Wednesday, April 08, 2009		Sheet	43 of 94




If don't support NewCard Debug Card,Pls do  
 (a) DNI all components of block A  
 (b) Mount Block C (RN5401,R6975)

**For PCMCIA Debug Card**

If support NewCard Debug Card,  
 Pls don't mount all components.

# LCD Backlight Control


## LCD Power






11/19

## LED PANEL LVDS Interface


check




## INVERTER Interface/Speaker CONN.





## CAMERA & MIC





delete sim card function 20080804





## Hall effect switch




R1.1 VGA部分調整：L4601、L4602、L4603調成0 ohm，C4601、C4603、C4605改為"/X"，C4602、C4604、C4606改成5PF。




2008/0807 Remove U4601/U4602



PLACE ESD Diodes near VGA port



	5	4	3	2	1
D					
C					
B					
A					

		<b>Title : BLANK</b>	
ASUSTeK COMPUTER INC		<b>Engineer:</b>	
Size	Project Name	Rev	
A	<b>K40AA</b>	1.00	
Date: <a href="#">Wednesday, April 08, 2009</a>		Sheet <a href="#">47</a> of <a href="#">94</a>	

	5	4	3	2	1
D					
C					
B					
A					

5

4

3

2

1

D

D

C


C


B

B

A

A

		<b>Title :</b> HDMI	
ASUSTeK COMPUTER INC. NB1		<b>Engineer:</b> <OrgAddr1>	
Size	Project Name		Rev
Custom	<b>K40AA</b>		1.00
Date: Wednesday, April 08, 2009		Sheet	48 of 94



**Title :** BLANK

ASUSTeK COMPUTER INC



**Engineer:**

Size	Project Name	Rev
A	<b>K40AA</b>	1.00


Date: Wednesday, April 08, 2009 Sheet 49 of 94




# Thermal Sensor

(30,75) SMB1\_CLK  SMB1\_CLK 1st source: 06G023096010  
 (30,75) SMB1\_DAT  SMB1\_DAT 2nd source: 06G023026012


TEMP.SENSOR G780P11U SOP-8 GMT  
 TEMP SENSOR MAX6657YMS+ SOP-8 MAXIM





# DC FAN Control




# SATA HDD



## USB Cardreader












# ODD



R2.0 06/11

# USB IO Board





5

4

3

2

1

D

D

C


C

B

B

A

A

		<b>Title : BLANK</b>	
ASUSTeK COMPUTER INC		<b>Engineer:</b>	
Size	Project Name	Rev	
A	<b>K40AA</b>	1.00	
Date: <a href="#">Wednesday, April 08, 2009</a>		Sheet	54 of 94


5

4


3

2


1

		<b>Title :</b> BLANK	
ASUSTeK COMPUTER INC		<b>Engineer:</b>	
Size	Project Name	Rev	
A	<b>K40AA</b>	1.00	
Date: Wednesday, April 08, 2009		Sheet 55 of 94	


**For Power LED**




**For Number Lock**




**For WireLess LED**




**For Caps. Lock**








**SW**



**SHUT\_DOWN#**







5

4

3

2

1

D

D

C

C

B

B

A

A

		<b>Title :UWB Minicard card</b>	
ASUSTeK COMPUTER INC. NB1		Engineer: <OrgAddr1>	
Size	Project Name	Rev	
Custom	<b>K40AA</b>	1.1	
Date: Wednesday, April 08, 2009		Sheet	58 of 94

5

4

3

2

1

D

D

C

C

B

B

A

A



Title : BLANK

ASUSTeK COMPUTER INC

Engineer:

Size  
A

Project Name  
K40AA

Rev  
1.00

Date: Wednesday, April 08, 2009

Sheet 59 of 94

5


4

3



2

1


# DC IN




# BAT IN






# Without Battery & Pull out Adapter




Hole-A




Hole-B



Hole-C




Spring




R1.2

Hole-D





Hole-E




R1.1

Hole-F









GFX\_VGA\_RXN[0..7] (11)


(11) GFX\_VGA\_TXP[0..7]  
 (11) GFX\_VGA\_TXN[0..7]





PCI EXPRESS INTERFACE



GFX\_VGA\_RXP[0..7] (11)



(29) CLK\_PCIE\_PEG\_VGA  
 (29) CLK\_PCIE\_PEG#\_VGA



PWRCNTL_0	PWRCNTL_1	+VGA_VOORE_O	
L	L	1.2V	1.182V
H	L	1.10V	1.082V
L	H	1.0V	0.997V
H	H	0.9V	0.925

- >AA1 DVPNTL\_MVP\_0
- >Y4 DVPNTL\_MVP\_1
- >AC7 DVPNTL\_0
- >X12 DVPNTL\_1
- >U5 DVPNTL\_2
- >U1 DVPCLK
- >VZ DVPDATA\_0
- >V2 DVPDATA\_1
- >V8 DVPDATA\_2
- >M4 DVPDATA\_3
- >AB7 DVPDATA\_4
- >W1 DVPDATA\_5
- >AS8 DVPDATA\_6
- >W3 DVPDATA\_7
- >AS9 DVPDATA\_8
- >W5 DVPDATA\_9
- >AC6 DVPDATA\_10
- >W6 DVPDATA\_11
- >AD7 DVPDATA\_12
- >AA3 DVPDATA\_13
- >AC8 DVPDATA\_14
- >AA5 DVPDATA\_15
- >AE8 DVPDATA\_16
- >AA6 DVPDATA\_17
- >AE9 DVPDATA\_18
- >AB4 DVPDATA\_19
- >AD3 DVPDATA\_20
- >AC10 DVPDATA\_21
- >AC5 DVPDATA\_22
- >AC2 DVPDATA\_23

12C  
SCL  
SDA

GENERAL PURPOSE I/O  
GPIO 0  
GPIO 1  
GPIO 2  
GPIO 3 SMBDATA  
GPIO 4 SMBCLK  
GPIO 5 AC\_BATT  
GPIO 6  
GPIO 7 BLON  
GPIO 8 ROMSO  
GPIO 9 ROMSI  
GPIO 10 ROMSCK  
GPIO 11  
GPIO 12  
GPIO 13  
GPIO 14 HPD2  
GPIO 15 PWRCNTL\_0  
GPIO 16 SSIN  
GPIO 17 THERMAL\_INT  
GPIO 18 HPD3  
GPIO 19 CTF  
GPIO 20 PWRCNTL\_1  
GPIO 21 BE\_EN  
GPIO 22 ROMCSB  
GPIO 23 CLKREQB  
GPIO 29 DRM\_0  
GPIO 30 DRM\_1

HSYNC  
VSYNC

RSET  
AVDD  
AVSSQ  
VDD1DI  
VSS1DI

R2  
R2B  
G2  
G2B  
AK10  
B2  
AK9

COMP  
AL12  
AL11  
AL10  
AL9

AL13  
AL14

VDD2DI  
VSS2DI

A2VDD  
A2VDDO  
A2VSSQ  
R2SET




PLL/CLOCK  
DDC1CLK  
DDC1DATA  
AUX1P  
AUX1N  
DDC2CLK  
DDC2DATA  
AUX2P  
AUX2N  
RSV02  
RSV03

DDCCLK\_AUX5P  
DDCCLK\_AUX5N  
DDC6CLK  
DDC6DATA  
DDCCLK\_AUX7P  
DDCCLK\_AUX7N


XTALIN  
XTALOUT

DPLUS  
DMINUS



TS\_FDO  
TSVDD  
TSVSS





HDMI













These signals must be pulled high (to 3.3 V or 5 V) before VDDC is powered up.




<Variant Name>

<b>ASUS</b>		<b>Title : *</b>	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Date	Rev
Custom	<b>N11</b>	Wednesday, April 08, 2009	1.0T
Date: Wednesday, April 08, 2009		Sheet	75 of 94



100: 512M  
001: 256M

ROM Configurations  
100:M25P05



```

GPIO(0) - TX_PWRS_ENB (Transmitter Power Savings Enable)
0: 50% Tx output swing for mobile mode
1: full Tx output swing (Default setting for Desktop)

GPIO_1 - TX_DEEMPH_EN (Transmitter De-emphasis Enable)
0: Tx de-emphasis disabled for mobile mode
1: Tx de-emphasis enabled (Default setting for Desktop)

GPIO_2 - BIF_GEN2_EN (5.0 GT/s Enable)
0: Default (Driver Controlled Gen2)
1: Strap Controlled Gen2

GPIO(11,13,12) - CONFIG[2..0]
100 - 512Kbit M25P05A (ST)
CONFIG[2]
101 - 1Mbit M25P10A (ST)
101 - 2Mbit M25P20 (ST)
101 - 4Mbit M25P40 (ST)
101 - 8Mbit M25P80 (ST)
CONFIG[1]
100 - 512Kbit Pm25LV512 (Chingis)
CONFIG[0]
101 - 1Mbit Pm25LV010 (Chingis)

GPIO_8 - BIF_CLK_PM_EN
0 - Disable CLKREQ# power management capability
1 - Enable CLKREQ# power management capability

GPIO_5 - AMD BOARD FEATURES I
0: 1 RANK OF MEMORY 1: 2 RANKS OF MEMORY

GPIO_16 - AMD BOARD FEATURES II
BANK SELECT;

GPIO_7 - TV OUT STANDARD
0 - PAL TVO
1 - NTSC TVO

V2SYNC - VIP_DEVICE_STRAP_EN
0: Driver would ignore the value sampled on VHAD_0 during reset
1: Driver would use the value sampled at reset from VHAD_0 to determine whether or not a VIP slave device (e.g. Theater chip) is connected (i.e. 0 indicates yes, 1 indicates no).

GPIO_9 - VGA DISABLE : 1 for disable (set to 0 for normal operation)

HSYNC_VSYNC - AUD[1:0]
00 - No audio function
01 - Audio for DisplayPort and HDMI if adapter is detected
10 - Audio for DisplayPort only
11 - Audio for both DisplayPort and HDMI.

```

### Memory ID Board Straps




Vendor	DVPDATA(3,2,1,0)	ID	DDR2 Memory Type	Channel Size
<b>Infineon (Qimonda)</b>	0000	0	64M*16	
<b>Samsung</b>	0001	1	64M*16	
<b>Hynix</b>				
<b>Micron</b>				

<Variant Name>













**ASUS** **ASUSTeK COMPUTER INC** **Engineer:** **Title :** \*

Size	Project Name	Rev
Custom	<b>N11</b>	1.0T
Date:	Thursday, April 09, 2009	Sheet 76 of 94

GPIO_21_BB_EN	+BBP
0	1.1V
1	1.5V



1.1-V rails should ramp before, or together with the 1.8-V rails. The 1.1-V nominal voltage rails should never lag the 1.8-V nominal voltage rails by more than 1.1 V within a 1 ms window.




**POWER EXPRESS SUPPORT**

- PE\_GPIO0 MXM RESET H: Enable
- PE\_GPIO1 MXM POWER ENABLE H: Enable
- PE\_GPIO2 MODE SWITCH
- TMDS\_HPD0 MXM HOT PLUG

PE\_GPIO2 :

- L: B1 Internal VGA
- H: B2 External VGA

FOR HSYNC\_VGA and VSYNC\_VGA strapping wrong



5

4

3

2

1

D

D

C

C

B

B

A

A

<Variant Name>



Title : Power\_FLOW

ASUSTeK COMPUTER INC

Engineer: N/A

Size	Project Name	Rev
A	Oemga	1.0

Date: Wednesday, April 08, 2009 Sheet 80 of 94

5


4


3

2

1







**Controller**

**1. Voltage & Current:**

+1.8V: 8.2A

**2. Frequency:**

Ton=3.85p\* $R_t(ON)/V_{in}$ -0.3us  
Frequency=Vout/(Vin\*Ton)  
=500KHZ

**3. OCP:**

Set PR8205=21.5kohm  
Iocp=Rocp\*20/Rds(on)=26A

**4. Soft start time:**

Soft-Star duration is 1.35ms

**5. Inrush Current:**

C total =220uF  
I inrush=0.163A

**Power stage**

**1. IP Current:**

I in = Vo\*Io/( 0.75 \* Vin ) =1.035A

**2. Ripple Current:**

Iripple=2.4A

**3. Dynamic:**

Ipeak=9.5A  
ESR/2=4.5mohm  
V=42.75mV

**4. Inductor Spec:**


Isat=25A  
Idc=15.5A  
DCR=5.5mohm



**5. MOSFET Spec:**

H-side and L-side MOSFET:  
Rds(on)=16.5mOhm (Vgs=4.5V)  
Icont=30A (T=25)  
Ipeak=120A (Pause<10us)



**VTT\_DDR / 0.5A**





5

4

3

2

1

D

D

C

C


B

B

A

A

<Variant Name>

		<b>Title :</b> Power_Charger	
ASUSTek Computer INC.		<b>Engineer:</b>	
Size	Project Name	Rev	
Custom		1.0	
Date:	Wednesday, April 08, 2009	Sheet	84 of 94



5

4

3


2


1



Power stage	
<b>Controller</b>	<b>1. I/P Current:</b> $I_{in} = V_o \cdot I_o / (0.75 \cdot V_{in}) = 0.85A$
<b>1. Voltage &amp; Current:</b> +1.2VSUS: 10.5A	<b>2. Ripple Current:</b> Iripple=2.5A
<b>2. Frequency:</b> Ton=3.85p*Rt(on)/Vin-05=0.3us Frequency=Vout/(Vin*Ton)=500KHZ	<b>3. Dynamic:</b> Ipeak=6.35 ESR/2=4.5mohm V=28.575mV
<b>3. OCP:</b> Set PR8506=21.5kohm Iocp=Rocp*20/Rds(on)=26A	<b>4. Inductor Spec:</b> Isat=25A Idc=15.5A DCR=5.5mohm
<b>4. Soft start time:</b> Soft-Star duration is 1.35ms	<b>5. MOSFET Spec:</b> H-side and L-side MOSFET: Rds(on)=16.5mOhm (Vgs=4.5V) Icont=30A (T=25) Ipeak=120A (Pause<10us)
<b>5. Inrush Current:</b> C total = 220uF I inrush=0.163A	


# POWER GOOD DETECTOR





Power stage	
<b>+5VSUS:</b>	<b>+3VSUS:</b>
1. I/P Current: $I_{in} = V_o / I_o (0.75 \cdot V_{in}) = 1.75A$	1. I/P Current: $I_{in} = V_o / I_o (0.75 \cdot V_{in}) = 0.8A$
2. Ripple Current: $I_{rip} = 2.63A$	2. Ripple Current: $I_{rip} = 1.13A$
3. Dynamic: $I_{peak} = 5A$ $ESR / 1 = 1.5m\Omega$ $V = 75mV$	3. Dynamic: $I_{peak} = 3.3A$ $ESR / 1 = 15m\Omega$ $V = 49.5mV$
4. Inductor Spec: $I_{sat} = 13.5A$ $I_{dc} = 6A$ $DCR = 30m\Omega$	4. Inductor Spec: $I_{sat} = 13.5A$ $I_{dc} = 6A$ $DCR = 30m\Omega$
5. MOSFET Spec: H-side MOSFET: SI7326	
$R_{ds(ON)} = 30m\Omega$ ( $V_{gs} = 4.5V$ ) $I_{cont} = 6.5A$ ( $T = 25^\circ C$ ) $I_{peak} = 10A$ (Pause = 10 us)	$R_{ds(ON)} = 30m\Omega$ ( $V_{gs} = 4.5V$ ) $I_{cont} = 6.5A$ ( $T = 25^\circ C$ ) $I_{peak} = 10A$ (Pause = 10 us)
L-side MOSFET: 7326	
$R_{ds(ON)} = 30m\Omega$ ( $V_{gs} = 4.5V$ ) $I_{cont} = 6.5A$ ( $T = 25^\circ C$ ) $I_{peak} = 10A$ (Pause = 10 us)	$R_{ds(ON)} = 30m\Omega$ ( $V_{gs} = 4.5V$ ) $I_{cont} = 6.5A$ ( $T = 25^\circ C$ ) $I_{peak} = 10A$ (Pause = 10 us)



Controller	
<b>+5VSUS:</b>	<b>+3VSUS:</b>
1. Voltage & Current: <b>+5VSUS: 5V &amp; 3A</b>	1. Voltage & Current: <b>+3VSUS: 3.3V &amp; 3A</b>
2. Frequency: <b>F = 400KHZ</b>	2. Frequency: <b>F = 500KHZ</b>
3. OCP: Set PR8701 = 200 Kohm $I_{ocp} = R_{ocp} / R_{ds(on)} \cdot 1000000 = 6.6A$	3. OCP: Set PR8703 = 200Kohm $I_{ocp} = R_{ocp} / R_{ds(on)} \cdot 1000000 = 6.6A$
4. Soft start time: The Soft Star duration is 2ms	4. Inrush Current: $C_{total} = 66\mu F$ $I_{inrush} = 0.109A$
5. Inrush Current: <b>C total = 88 uF</b> <b>I inrush = 0.22 A</b>	



**+2.5VS / 100mA**


**2.5V @ 0.2A**

- Dropout Voltage:**  
 $\Delta V = 0.21V$  ( $I_o = 0.3A$ )
- Current Limit:**  
 $I_{limit} = 320mA$
- Continue Current:**  
 $I_{cont} = 300mA$
- Power Dissipation:**  
 $R_{thjc} = 250^\circ C/W$   
 $P_d = 0.4W$
- EN Voltage:**  
 $V_{rising} = 2V$   
 $V_{falling} = 0.8V$
- Supply Voltage:**  
 $V_{cc} = 3V$
- Inrush current:**  
 $T_{ss} = 400ns$   
 $C_{total} = 10nF$   
 $I_{inrush} = 0.063A$




**+1.5VS @ 1.2A**

- Dropout Voltage:**  
 $\Delta V = 0.3V$  ( $I_o = 2A$ )
- Current Limit:**  
 $I_{limit} = 4A$
- Continue Current:**  
 $I_{cont} = 2A$
- Power Dissipation:**  
 $R_{thjc} = 52^\circ C/W$   
 $P_d = 1.9W$
- EN Voltage:**  
 $V_{rising} = 1.4V$   
 $V_{falling} = 0.8V$
- Supply Voltage:**  
 $V_{cc} = 5V$
- Inrush current:**  
 $T_{ss} = 400ns$   
 $C_{total} = 10nF$   
 $I_{inrush} = 0.063A$







5

4

3

2

1

D

D

C

C

B

B

A

A


5


4

3


2

1

		<b>Title :</b>	
ASUSTek Computer INC.		<b>Engineer:</b>	
Size Custom	Project Name Oemga	Rev 1.0	
Date: <u>Wednesday, April 08, 2009</u>		Sheet	90 of 94




PWRCTRL_0	PWRCTRL_1	VGA_VCORE	
0	0	1.02	-5%
0	1	1.071	Normal
1	0	1.12	+5%
1	1	1.171	+10%



$T_{on} = 3.85p * R_t(ON) / V_{in} - 0.5 = 0.3us$   
 $Frequency = V_{out} / (V_{in} * T_{on}) = 500KHZ$

- Controller**
- Voltage & Current:**  
+1.2VSUS: 16A
  - Frequency:**
  - OCP:**  
Set PR8506=21.5kohm  
 $I_{ocp} = R_{ocp} * 20 / R_{ds(on)} = 26A$
  - Soft start time:**  
Soft-Star duration is 1.35ms
  - Inrush Current:**  
C total = 220uF  
 $I_{inrush} = 0.163A$


- Power stage**
- IP Current:**  
 $I_{in} = V_o' / I_o(0.75 * V_{in}) = 0.85A$
  - Ripple Current:**  
Iripple=3.74A
  - Dynamic:**  
 $I_{peak} = 6.1A$   
 $ESR/2 = 4.5mohm$   
 $V = 27.5mohm$
  - Inductor Spec:**  
 $I_{sat} = 25A$   
 $I_{dc} = 15.5A$   
 $DCR = 5.5mohm$
  - MOSFET Spec:**  
H-side and L-side MOSFET:  
 $R_{ds(on)} = 16.5mOhm (V_{gs} = 4.5V)$   
 $I_{cont} = 30A (T = 25)$   
 $I_{peak} = 120A (Pause < 10us)$




VREF = 5.0V  
 fosc(KHz) = 17000 / RT (KOhm)  
 Soft start: ts(s) = 0.13 \* CS (uF)  
 Adaptor 判斷點  
 VTH of ACIN: 1.25V / 23.2 \* (300+23.2) = 17.4V

Input Adaptor Max. Current Limit :  
 $I_{limit\_current} = (V_{adj1} - 0.075) / (25 * R_s)$   
 $= (1.646 - 0.075) / 25 * 0.2 = 3.14A$

BATSEL_0	BATSEL_1	CELLS
1	1	2S
1	0	2S
0	1	3S
0	0	4S





**+1.2V\_SATA /  
220mA/350mA**

- 1.2V @ 0.1A**
1. Dropout Voltage:  
 $\Delta V = 0.3V$  ( $I_o = 2A$ )
  2. Current Limit:  
 $I_{limit} = 2.5A$
  3. Continue Current:  
 $I_{cont} = 2A$
  4. Power Dissipation:  
 $R_{thjc} = 52^{\circ}C/W$   
 $P_d = 1.8W$
  5. EN Voltage:  
 $V_{rising} = 2V$   
 $V_{falling} = 0.8V$
  6. Supply Voltage:  
 $V_{cc} = 3V$
  7. Inrush current:  
 $T_{ss} = 400us$   
 $C_{total} = 10uF$   
 $I_{inrush} = 0.063A$