


W7J: YONAH/CALISTOGA-PM/G72M BLOCK DIAGRAM



CLOCK GEN.
ICS954310
PAGE 6

FAN + Thermal
ADT7473
PAGE 5


POWER ON
SEQUENCE
PAGE 29

POWER


VCORE	PAGE 50
SYSTEM	PAGE 51
1.5VS, 1.05VS	PAGE 52
DDR&VTT	PAGE 53
+3AO&2.5VS	PAGE 54
VGA_Core&VRAM	PAGE 55
1.2VSP	PAGE 56
CHARGER	PAGE 57
PIC	PAGE 58
DETECT	PAGE 59
PROTECT	PAGE 60
LOAD SWITCH	PAGE 61
FLOWCHART	PAGE 62
POWER SIGNAL	PAGE 63

<Variant Name>

ASUS Title : YONAH CPU (1)
 ASUSTeK COMPUTER INC Engineer:
 Size Project Name Rev
 Custom W7J 1.2
 Date: Thursday, December 22, 2005 Sheet 1 of 64



BCLK	FSB	BSEL2	BSEL1	BSEL0
133	533	L	L	H
166	667	L	H	H




Comp0,2 connect with Zo=27.4 ohm, make trace length shorter than 0.5".
 Comp 1,3 connect with Zo=55 ohm, make trace length shorter than 0.5".


Note: Don't need for NAPA platform. But, it is exist on Alviso platform

YUNAH FSB667			
LFM	TYP	HFM	
VCC	1.14V	1.2V	1.356V
	C4	C3	C0
ICC	0.9A	7.59A	27A


YUNAH FSB667			
Min	Typ	Max	
VCCP	0.997V	1.05V	1.102V
Min	Typ	Max	
ICCP			2.5A




VCCSENSE, VSSSENSE trace at 27.4 ohm with 50 mils spacing. Place PU and PD within 1" of CPU.




35A for Yonah




+VCCP Decoupling Capacitor
(Place near CPU)



SCREW HOLE




FAN & THERMAL CONTROLLER







**100 DEGREE C
THERMAL PROTECTION
PLACE UNDER CPU**

LPC DEBUG PORT




<Variant Name>

ASUS		Title : FAN & debug port	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	1.2	
Date: Thursday, December 22, 2005	Sheet 5 of 64		



BCLK	FSB	BSEL2	BSEL1	BSEL0
133	533	L	L	H
166	667	L	H	H



<Variant Name>






ASUS Title : CLOCK GEN





ASUSTek COMPUTER INC Engineer:

Size	Project Name	Rev
Custom	W7J	1.2


Date: Thursday, December 22, 2005 Sheet 6 of 64



2 H_A#[31:3] H_A#[31:3]
 2 H_REQ#[4:0] H_REQ#[4:0]
 2 H_D#[63:0] H_D#[63:0]








ASUS
Title : Calistoga - DDR/PEG (2)
 ASUSTek COMPUTER INC Engineer:
 Size Project Name
 Custom W7J
 Date: Thursday, December 22, 2005 Sheet 8 of 64 Rev 1.2





VCCA_DPLL<50mA
VCCA_DPLL<50mA
VCCA_HPLL<45mA



<Variant Name>

ASUS Title : Calistoga -- POWER (4)

ASUSTeK COMPUTER INC Engineer:



Size	Project Name	Rev
Custom	W7J	1.2
Date: Thursday, December 22, 2005	Sheet 10 of 64	




U39J

J11	VSS_273	VSS_180	AT23
D11	VSS_274	VSS_181	AN23
B11	VSS_275	VSS_182	AM23
AV10	VSS_276	VSS_183	AC23
AL10	VSS_277	VSS_184	W23
A110	VSS_279	VSS_185	K23
AG10	VSS_280	VSS_186	J23
AC10	VSS_281	VSS_187	F23
WH10	VSS_282	VSS_188	E23
LH10	VSS_283	VSS_189	CA23
BA9	VSS_284	VSS_190	Y33
AW9	VSS_285	VSS_191	K22
AR9	VSS_286	VSS_192	G22
AH9	VSS_287	VSS_193	F22
AB9	VSS_288	VSS_194	E22
Y9	VSS_289	VSS_195	D22
R9	VSS_290	VSS_196	A22
G9	VSS_291	VSS_197	BA21
E9	VSS_292	VSS_198	AV21
A9	VSS_293	VSS_199	AR21
AG8	VSS_294	VSS_200	AN21
AD8	VSS_295	VSS_201	AL21
AA8	VSS_296	VSS_202	AB21
K8	VSS_297	VSS_203	Y21
UR	VSS_298	VSS_204	K21
C8	VSS_299	VSS_205	J21
BA7	VSS_300	VSS_206	H21
AV7	VSS_301	VSS_207	G21
AP7	VSS_302	VSS_208	F21
AL7	VSS_303	VSS_209	E21
AJ7	VSS_304	VSS_210	D21
AH7	VSS_305	VSS_211	C21
AF7	VSS_306	VSS_212	BA20
AC7	VSS_307	VSS_213	AV20
R7	VSS_308	VSS_214	AR20
CT	VSS_309	VSS_215	AN20
G7	VSS_310	VSS_216	AL20
AG6	VSS_311	VSS_217	AB20
AD6	VSS_312	VSS_218	Y20
AB6	VSS_313	VSS_219	K20
Y6	VSS_314	VSS_220	J20
U6	VSS_315	VSS_221	H20
N6	VSS_316	VSS_222	G20
K6	VSS_317	VSS_223	F20
H6	VSS_318	VSS_224	E20
B6	VSS_319	VSS_225	D20
AV5	VSS_320	VSS_226	C20
AF5	VSS_321	VSS_227	BA19
AY4	VSS_322	VSS_228	AV19
AR4	VSS_323	VSS_229	AR19
AP4	VSS_324	VSS_230	AN19
AL4	VSS_325	VSS_231	AL19
AJ4	VSS_326	VSS_232	AB19
Y4	VSS_327	VSS_233	Y19
U4	VSS_328	VSS_234	K19
R4	VSS_329	VSS_235	J19
J4	VSS_330	VSS_236	H19
F4	VSS_331	VSS_237	G19
C4	VSS_332	VSS_238	F19
CA	VSS_333	VSS_239	E19
AY3	VSS_334	VSS_240	D19
AW3	VSS_335	VSS_241	C19
AV3	VSS_336	VSS_242	BA18
AL3	VSS_337	VSS_243	AV18
AH3	VSS_338	VSS_244	AR18
AG3	VSS_339	VSS_245	AN18
AF3	VSS_340	VSS_246	AL18
AD3	VSS_341	VSS_247	AB18
AC3	VSS_342	VSS_248	Y18
AA3	VSS_343	VSS_249	K18
G3	VSS_344	VSS_250	J18
AT2	VSS_345	VSS_251	H18
AR2	VSS_346	VSS_252	G18
AP2	VSS_347	VSS_253	F18
AK2	VSS_348	VSS_254	E18
AD2	VSS_349	VSS_255	D18
AB2	VSS_350	VSS_256	C18
Y2	VSS_351	VSS_257	BA17
U2	VSS_352	VSS_258	AV17
T2	VSS_353	VSS_259	AR17
N2	VSS_354	VSS_260	AN17
J2	VSS_355	VSS_261	AL17
H2	VSS_356	VSS_262	AB17
F2	VSS_357	VSS_263	Y17
C2	VSS_358	VSS_264	K17
CA	VSS_359	VSS_265	J17
AL1	VSS_360	VSS_266	H17
		VSS_267	G17
		VSS_268	F17
		VSS_269	E17
		VSS_270	D17
		VSS_271	C17
		VSS_272	BA16
		VSS_273	AV16
		VSS_274	AR16
		VSS_275	AN16
		VSS_276	AL16
		VSS_277	AB16
		VSS_278	Y16
		VSS_279	K16
		VSS_280	J16
		VSS_281	H16
		VSS_282	G16
		VSS_283	F16
		VSS_284	E16
		VSS_285	D16
		VSS_286	C16
		VSS_287	BA15
		VSS_288	AV15
		VSS_289	AR15
		VSS_290	AN15
		VSS_291	AL15
		VSS_292	AB15
		VSS_293	Y15
		VSS_294	K15
		VSS_295	J15
		VSS_296	H15
		VSS_297	G15
		VSS_298	F15
		VSS_299	E15
		VSS_300	D15
		VSS_301	C15
		VSS_302	BA14
		VSS_303	AV14
		VSS_304	AR14
		VSS_305	AN14
		VSS_306	AL14
		VSS_307	AB14
		VSS_308	Y14
		VSS_309	K14
		VSS_310	J14
		VSS_311	H14
		VSS_312	G14
		VSS_313	F14
		VSS_314	E14
		VSS_315	D14
		VSS_316	C14
		VSS_317	BA13
		VSS_318	AV13
		VSS_319	AR13
		VSS_320	AN13
		VSS_321	AL13
		VSS_322	AB13
		VSS_323	Y13
		VSS_324	K13
		VSS_325	J13
		VSS_326	H13
		VSS_327	G13
		VSS_328	F13
		VSS_329	E13
		VSS_330	D13
		VSS_331	C13
		VSS_332	BA12
		VSS_333	AV12
		VSS_334	AR12
		VSS_335	AN12
		VSS_336	AL12
		VSS_337	AB12
		VSS_338	Y12
		VSS_339	K12
		VSS_340	J12
		VSS_341	H12
		VSS_342	G12
		VSS_343	F12
		VSS_344	E12
		VSS_345	D12
		VSS_346	C12
		VSS_347	BA11
		VSS_348	AV11
		VSS_349	AR11
		VSS_350	AN11
		VSS_351	AL11
		VSS_352	AB11
		VSS_353	Y11
		VSS_354	K11
		VSS_355	J11
		VSS_356	H11
		VSS_357	G11
		VSS_358	F11
		VSS_359	E11
		VSS_360	D11
			C11
			BA10
			AV10
			AR10
			AN10
			AL10
			AB10
			Y10
			K10
			J10
			H10
			G10
			F10
			E10
			D10
			C10
			BA9
			AV9
			AR9
			AN9
			AL9
			AB9
			Y9
			K9
			J9
			H9
			G9
			F9
			E9
			D9
			C9
			BA8
			AV8
			AR8
			AN8
			AL8
			AB8
			Y8
			K8
			J8
			H8
			G8
			F8
			E8
			D8
			C8
			BA7
			AV7
			AR7
			AN7
			AL7
			AB7
			Y7
			K7
			J7
			H7
			G7
			F7
			E7
			D7
			C7
			BA6
			AV6
			AR6
			AN6
			AL6
			AB6
			Y6
			K6
			J6
			H6
			G6
			F6
			E6
			D6
			C6
			BA5
			AV5
			AR5
			AN5
			AL5
			AB5
			Y5
			K5
			J5
			H5
			G5
			F5
			E5
			D5
			C5
			BA4
			AV4
			AR4
			AN4
			AL4
			AB4
			Y4
			K4
			J4
			H4
			G4
			F4
			E4
			D4
			C4
			BA3
			AV3
			AR3
			AN3
			AL3
			AB3
			Y3
			K3
			J3
			H3
			G3
			F3
			E3
			D3
			C3
			BA2
			AV2
			AR2
			AN2
			AL2
			AB2
			Y2
			K2
			J2
			H2
			G2
			F2
			E2
			D2
			C2
			BA1
			AV1
			AR1
			AN1
			AL1
			AB1
			Y1
			K1
			J1
			H1
			G1
			F1
			E1
			D1
			C1


U39I

AK34	VSS_97	VSS_0	AC41
AG34	VSS_98	VSS_1	AA41
AF34	VSS_99	VSS_2	W41
AE34	VSS_100	VSS_3	T41
AC34	VSS_101	VSS_4	M41
G34	VSS_102	VSS_5	J41
AW33	VSS_103	VSS_6	F41
AV33	VSS_104	VSS_7	Y41
AR33	VSS_105	VSS_8	AV40
AE33	VSS_106	VSS_9	AP40
AB33	VSS_107	VSS_10	AN40
Y33	VSS_108	VSS_11	AK40
V33	VSS_109	VSS_12	AL40
T33	VSS_110	VSS_13	AH40
R33	VSS_111	VSS_14	AG40
M33	VSS_112	VSS_15	AF40
H33	VSS_113	VSS_16	AE40
G33	VSS_114	VSS_17	B40
F33	VSS_115	VSS_18	AY39
D33	VSS_116	VSS_19	AW39
B33	VSS_117	VSS_20	AV39
AH32	VSS_118	VSS_21	AR39
AG32	VSS_119	VSS_22	AN39
AE32	VSS_120	VSS_23	AJ39
Y32	VSS_121	VSS_24	AC39
P32	VSS_122	VSS_25	AB39
AB32	VSS_123	VSS_26	AA39
G32	VSS_124	VSS_27	Y39
B32	VSS_125	VSS_28	W39
AV31	VSS_126	VSS_29	V39
AV31	VSS_127	VSS_30	U39
AR20	VSS_128	VSS_31	R39
AK31	VSS_129	VSS_32	P39
AG31	VSS_130	VSS_33	N39
AB31	VSS_131	VSS_34	M39
Y31	VSS_132	VSS_35	L39
AB30	VSS_133	VSS_36	J39
E30	VSS_134	VSS_37	Y39
AT29	VSS_135	VSS_38	G39
AN29	VSS_136	VSS_39	F39
AB29	VSS_137	VSS_40	D39
T29	VSS_138	VSS_41	AT38
N29	VSS_139	VSS_42	AM38
K29	VSS_140	VSS_43	AH38
E29	VSS_141	VSS_44	AG38
C29	VSS_142	VSS_45	AF38
B29	VSS_143	VSS_46	AE38
A29	VSS_144	VSS_47	C38
BA28	VSS_145	VSS_48	AK37
AV28	VSS_146	VSS_49	AH37
AL28	VSS_147	VSS_50	AP37
AK17	VSS_148	VSS_51	AA37
AM28	VSS_149	VSS_52	Y37
VSS_150		VSS_53	W37
VSS_151		VSS_54	V37
VSS_152		VSS_55	T37
VSS_153		VSS_56	R37
VSS_154		VSS_57	P37
VSS_155		VSS_58	N37
VSS_156		VSS_59	M37
VSS_157		VSS_60	L37
VSS_158		VSS_61	J37
VSS_159		VSS_62	











Layout Note: Place these Caps near Memory Module



- 9,14 M_B_DM[0:7] M_B_DM[0:7]
- 9,14 M_B_DQS[0:7] M_B_DQS[0:7]
- 9,14 M_B_DQS#[0:7] M_B_DQS#[0:7]
- 9,14,16 M_B_A[0:13] M_B_A[0:13]
- 9,14 M_B_DQ[0:63] M_B_DQ[0:63]

Place either terminator on each side






<Variant Name>

Title : **DDRON BOARD(TOP)**







ASUSTeK COMPUTER INC Engineer:

Size	Project Name	Rev
Custom	W7J	1.2

Date: Thursday, December 22, 2005 Sheet 13 of 64



Layout Note: Place these Caps near Memory Module




<Variant Name>

ASUS Title : DDR2 ON BOARD(BOT)

ASUSTek COMPUTER INC Engineer:


Size	Project Name	Rev
Custom	W7J	1.2

Date: Thursday, December 22, 2005 Sheet 14 of 64




Top SO-DIMM:
12-025122005

Layout Note: Place these Caps near SO DIMM 1




Layout Note: Place these Caps near SO DIMM 1




**TOP SIDE:
Channel A**

<Variant Name>



		Title :DDR2 SO-DIMM	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	1.2	
Date: Thursday, December 22, 2005	Sheet 15 of 64		



- M_A_A[0..13] 9,15
- M_A_BS#[0..2] 9,15
- M_B_A[0..13] 9,13,14
- M_B_BS#[0..2] 9,13,14
- SCKE[0..3] 8,13,14,15
- ODT[0..3] 8,13,14,15



Layout note: Place one cap close to every 2 pullup resistors terminated to +0.9VS




<Variant Name>





ASUSTeK COMPUTER INC Engineer:


Size	Project Name	Rev
Custom	W7J	1.2

Escape use difference wire trace














PCIE LAN REVERSE






GDDR2 16x16 FBVDDQ 1.8V 84PIN











+LCD_VCC=1.8V

Internal Pull-down
GPIO 0,1,2,4,5,6,7




STRAP

MIOBD0	RAM_CFG0	0001	16M*16	DDR2	64-bit	Samsung
MIOBD1	RAM_CFG1	0010	16M*16	DDR2	64-bit	Infineon
MIOBD8	RAM_CFG2	0011	16M*16	DDR2	64-bit	Hynix
MIOBD9	RAM_CFG3	0101	32M*16	DDR2	64-bit	Samsung
MIOBD9	RAM_CFG3	0110	32M*16	DDR2	64-bit	Infineon
MIOBD9	RAM_CFG3	0111	32M*16	DDR2	64-bit	Hynix
MIOBD9	RAM_CFG3	0	Full width of the frame buffer			
MIOBD9	RAM_CFG3	1	Half width of the frame buffer			
MIOBD2	CRYSTAL0	00	13.5MHZ			
MIOBD6	CRYSTAL1	01	14.318MHZ			
MIOBD4	PCI_DEVID0	0111	G72MV			
MIOBD5	PCI_DEVID1	1000	G72M			
MIOBD3	PCI_DEVID2					
MIOBD11	PCI_DEVID3					
MIOBD10	ROMTYPE0	00	PARALLEL			
MIOB_VSYNC	ROMTYPE1	01	SERIAL AT25F			
MIOBD7	MOBILE_MODE	10	RESERVED			
MIOBD7	MOBILE_MODE	11	LPC			




FBA CMD/ADDR Termination



<Variant Name>

		Title: G72M-Terminator
ASUSTek COMPUTER INC		Engineer:



Size	Project Name	Rev
Custom	W7J	1.2
Date: Thursday, December 22, 2005	Sheet 22 of 64	



LCD CONNECTOR

Place close to CON16

As short as possible



INVERTOR CONNECTOR

<Variant Name>


ASUS Title : CRT & TV-Out

ASUSTek COMPUTER INC Engineer:

Size	Project Name	Rev
Custom	W7J	1.2

TV OUT

www.bufanxiu.com



20	DAC_R	2	R6886	00hm	VGA_R	2	R6886	(no_stuff)	R_MCH	8
20	DAC_G	2	R6887	00hm	VGA_G	2	R6887	(no_stuff)	G_MCH	8
20	DAC_B	2	R6888	00hm	VGA_B	2	R6888	(no_stuff)	B_MCH	8
20	DAC_HSYNC	2	R6889	00hm	VGA_H	2	R6889	(no_stuff)	HSYNC_MCH	8
20	DAC_VSYNC	2	R6890	00hm	VGA_V	2	R6890	(no_stuff)	VSYNC_MCH	8

<Variant Name>

Title : CRT & TV-Out

ASUSTek COMPUTER INC **Engineer:**

Size	Project Name	Rev
Custom	W7J	1.2




Date: Thursday, December 22, 2005 Sheet 24 of 64

ICH7 Boot BIOS select


LPC	11	1	1	(default)
PCI	10	1	0	
SP1	01	0	1	

GNT#3 without PD, if NOT top-block swap(inter high)

36 PCI_AD[0..31] ↔ PCI_AD[0..31]



The signal has a weak internal pull down. If the signal is sampled high, this indicates that the system is strapped to the " No Reboot" mode.




533Mhz 1
667Mhz 0


512M 1 0 1
256M 0 0 1

<Variant Name>

Title: ICH7M--(3)
Engineer:
ASUSTeK COMPUTER INC
Size: Custom Project Name: **W7J** Rev: 1.2
Date: Thursday, December 22, 2005 Sheet 27 of 64







ASUS Title: ICH7M-PWR/GND (4)
 ASUSTeK COMPUTER INC Engineer:
 Size Project Name Rev
 Custom W7J 1.2
 Date: Thursday, December 22, 2005 Sheet 28 of 64



74HC74 TRUTH TABLE

PRE#	CLR#	CLK	D	Q	Q'
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	float	float
H	H	T	H	H	L
H	H	T	L	L	H
H	H	L	X	Qo	Qo'



At boot, KBCRSM need to be set low for normal operation


<Variant Name>

Title : Power on sequence






ASUSTek COMPUTER INC Engineer:

Size	Project Name	Rev
Custom	W7J	1.2

Date: Thursday, December 22, 2005 Sheet 29 of 64




MIC PreAmp & Mic Jack



<Variant Name>

ASUS		Title : MIC PREAMP & INT MIC	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	1.2	
Date: Thursday, December 22, 2005		Sheet	31 of 64



GAIN0	GAIN1	SE/BTL#	Av (inv)
0	0	0	6 dB
0	1	0	1.0 dB
1	0	0	15.6 dB
1	1	0	21.6 dB
X	X	1	4.1 dB

Can be substituted by UM6K1N or SI1902DL

Substitute by a 1uF/25V(0805) 11-032110520

<Variant Name>


Title : AUDIO_AMP & INT SPK

ASUSTek COMPUTER INC Engineer:

Size	Project Name	Rev
Custom	W7J	1.2

Date: Thursday, December 22, 2005 Sheet 32 of 64



JACK_IN#	OPTIC_HP#	SPDIF
L	H	LINE OUT
L	L	NO CONNECT
H	H	NO CONNECT



<Variant Name>


ASUS		Title : SPDIF JACK	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	1.2	
Date:	Thursday, December 22, 2005	Sheet	33 of 64

TESTBI/BADD PIN LPC ADDRESS SELTE High 4E h, LOW 2E h.
 TEST PIN For normal operation, connect TESTI to GND.
 PP PIN is connected to VDD, some special commands are enabled.



<Variant Name>

		Title : TPM 1.2
ASUSTeK COMPUTER INC		Engineer:
Size	Project Name	Rev
Custom	W7J	1.2
Date: Thursday, December 22, 2005	Sheet 34 of 64	




<Variant Name>

ASUS Title : RICOH R5C832/PCI_A



ASUSTek COMPUTER INC Engineer:

Size	Project Name	Rev
Custom	W7J	1.2


Date: Thursday, December 22, 2005 Sheet 35 of 64



To correct the problem when MS Duo adaptor is in use.




SD/MMC/MS/MS-PRO Card Reader Socket




- MDIO00--> SD Card Detect
- MDIO01--> MS Card Detect
- MDIO03--> SD Write Protect
- MDIO04--> SD Card Power0 Control/MS Power Control
- MDIO08--> SD Command/MS Bus State
- MDIO09--> SD Clock/MS Clock
- MDIO10--> SD Data 0/MS Data 0
- MDIO11--> SD Data 1/MS Data 1
- MDIO12--> SD Data 2/MS Data 2
- MDIO13--> SD Data 3/MS Data 3

- MDIO02--> xDCE#
- MDIO05--> SD Power Control 1 / xDWP
- MDIO06--> xD/MS/SD LED Control
- MDIO14--> xD Data
- MDIO15--> xD Data
- MDIO16--> xD Data
- MDIO17--> xD Data
- MDIO18--> xD CLE
- MDIO19--> xD ALE










<Variant Name>

ASUS		Title : CardReader
ASUSTek COMPUTER INC		Engineer:
Size Custom	Project Name W7J	Rev 1.2
Date: Thursday, December 22, 2005		Sheet 37 of 64










40 mil






Transformer close CON7
SWAP



AZALIA MDC Connector




<Variant Name>




ASUSTek COMPUTER INC Engineer:

Size	Project Name	Rev
Custom	W7J	1.2




<Variant Name>

ASUS		Title : Express Card	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	1.2	
Date:	Thursday, December 22, 2005	Sheet	40 of 64





Mini Card Latch




<Variant Name>

ASUS		Title : MINICARD (802.11)	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	1.2	
Date: Thursday, December 22, 2005		Sheet	41 of 64

IDE_PDD[15:0] 25




HD_CSEL GND-->master
CD_CSEL GND-->slave




<Variant Name>

ASUS		Title : HDD & ODD	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	1.2	
Date: Thursday, December 22, 2005	Sheet 42 of 64		



ICH7-M



ICH7-M

Termal Sensor,
Clock Generator
DDR2 SO-DIMM
EXPRESS CARD
MINI-CARD

<Variant Name>

ASUS Title : FWH , SM BUS

ASUSTek COMPUTER INC Engineer:


Size	Project Name	Rev
Custom	W7J	1.2


Date: Thursday, December 22, 2005 Sheet 43 of 64

KEYBOARD CNT




P2.1 Low : Power Button Override disable
Input Event only at P54, P55, P60 - P67

P50, P43, P54, P55 are wake-up event inputs when KBC in standby mode






Bluetooth Module Connector




<Variant Name>

ASUS		Title : USB * 3ports & BT	
ASUSTek COMPUTER INC		Engineer:	
Size	Project Name	Rev	
Custom	W7J	1.2	
Date: Thursday, December 22, 2005		Sheet	45 of 64


Internal Keyboard Connector




LEDs



Touch Pad Connector




Touch Pad LED




EXT BOARD


DC-IN




LID_SW_BD CN




Battery Connector



Power Switch



CCD Board



<Variant Name>





ASUSTeK COMPUTER INC Engineer:

Size Project Name Custom W7J Rev 1.2

Date: Thursday, December 22, 2005 Sheet 47 of 64


Discharge



Poewr List

+3VA	25,29,47,54,63
+3VSUS	26,27,28,29,32,38,41,51
+5VA	51,54,60
+5VSUS	28,51,60
+3V	26,29,39,40,41,44,54,61
+5V	16,30,32,37,44,45,46,47,59,61
+12V	27,32,33,61
+3VS	5,6,8,10,12,15,17,20,21,23,24,27,28,29,30,34,35,36,37,38,40,41,42,43,44,45,46,50,52,60,61
+5VS	5,24,28,29,30,32,33,42,43,44,46,47,50,61
+12VS	5,24,34,46,61
+VCORE	3,4,5,44,50
+VCCP	2,3,4,6,7,8,10,11,12,25,28,52
+1.2VSP	17,18,56
+2.5VS	10,20,21,54
+1.8VS	20,61
+0.9VS	16,53
+1.5VS	3,8,10,11,26,28,40,41,52
+VCC_RTC	25,28
+1.8V	8,12,13,14,15,16,53
VTT_REF	8,13,14,15,16
A/D_DOCK_IN	47,57,59,60
+VGA_VCORE	17,55

Power LED On



PCI Device	IDSEL#	REQ/GNT#	Interrupts
Chipset (Host to PCI)	AD30 (Internal)		
CARD READER	AD19	0	E
1394	AD19	0	F


SM-Bus Device	SM-Bus Address
Clock Generator	1101001x (D2)
SO-DIMM 0	1010000x (A0)
Thermal Sensor	0101110x (2E)
PIC	1001001x (92)
Express Card	TBD
Mini Card	TBD

GPIO	W7J
GPIO 0	PM_BMBUSY#
GPIO 1	PCI_REQ#5
GPIO 2	PCI_INTE#
GPIO 3	PCI_INTF#
GPIO 4	PCI_INTG#
GPIO 5	PCI_INTH#
GPIO 6	BACK_OFF#
GPIO 7	MUTE_POP_ICHGPIO#
GPIO 8	EXTSMI#
GPIO 9	W_OLED#
GPIO 10	(PWRLMT#)
GPIO 11	SMBALERT#
GPIO 12	KBC_SCI#
GPIO 13	PWR_LED_1HZ
GPIO 14	WLAN_ON#
GPIO 15	802_LED_EN#
GPIO 16	DPRSLPVR
GPIO 17	GNT5#
GPIO 18	STP_PCI#
GPIO 19	Memoryclk
GPIO 20	STP_CPU#
GPIO 21	
GPIO 22	PCI_REQ#4
GPIO 23	LPC_DRQ#1
GPIO 24	SW_RST#
GPIO 25	CB_SD#
GPIO 26	MEM ID0
GPIO 27	MEM ID1
GPIO 28	MEM ID2
GPIO 29	USB_OC#5
GPIO 30	USB_OC#6
GPIO 31	USB_OC#7
GPIO 32	CLKRUN#
GPIO 33	BT_ON#
GPIO 34	FWH_WP#
GPIO 35	SATACLKREQ#
GPIO 36	BT_LED_EN#
GPIO 37	PCB_ID0
GPIO 38	PCB_ID1
GPIO 39	PCB_ID2
GPIO 48	GNT4#
GPIO 49	CPUPWRGD




KBC GPIO	W7J
P23	
P22	BAT_LEARN
P21	
P20	KBCRSM
P42	WATCHDOG
P43	
P44	xKBRC
P45	GA20
P46	KBDSKI
P47	CLKRUN#
P50	BAT_LLOW#
P51	TP_LED_CTRL#
P52	
P53	EXPD#
P54	LID_EC#
P55	BAT_IN#
P56	CPU_FAN_PWM
P57	ADJ_BL
P67	WB_AP
P66	M_MODE#
P65	
P64	ACIN#
P63	EOC#_LED
P62	C_PRESENT#
P61	ACZ_RST#_AUD
P60	
P75	KBDCLK_5S
P74	MOUSECLK_5S
P73	INTCLK_Q3
P72	KBDDATA_5S
P71	MOUSEDATA_5S
P70	INTDATA_Q3
P77	SMC_KBC
P76	SMD_KBC
P27	SCROLL_LED#
P26	NUM_LED#
P25	CAP_LED#
P24	SET_RSTNS#
P40	EXT_SMI#
P41	




<Variant Name>



		Title : System Resource	
ASUSTeK COMPUTER INC		Engineer:	
Size	Project Name		Rev
Custom	W7J		1.2
Date: Thursday, December 22, 2005		Sheet	49 of 64





ASUS		Title : POWER_VCORE	
<OrgName>		Engineer:	
Size	Project Name	Rev	
Custom	W7J	1.2	
Date: Thursday, December 22, 2005	Sheet	50	of 64









+3VAO



+2.5VS





Vref=1V

Vref=1V

V1.2

V1.2


TON	F1	F2
FLOAT	345K	255K
REF	485K	355K

+VRAM	R5520	P/N
2.0V	10K	10G213100213030
1.8V	8.06K	10G213806113030

Under VGA_U1100 pin23 and
VGA_JP1100 pin2 via to
GND

ASUS Title : POWER_VGA_CORE & RAM
 Engineer:
 <OrgName> Project Name
 Custom **W7J** Rev 1.2
 Date: Thursday, December 22, 2005 Sheet 55 of 64

+1.2VSP



POWER PATH & BAT_LEARN

AC_IN_Threshold 2.04Vmax A/D_DOCK_IN > 17.44V active

Adapter In(max) = (0.075V/Rsense(ADIN))[(VCLS)/VREF]
 Resense(ADIN)=0.05ohm
 VCLS= 2.805V
 => IIn(max)=2.544A
 => Constant Power = 19 * 2.544 = 48.336W
 => R5708=20K,R5714=42.2K

Adapter In(max) = (0.075V/Rsense(ADIN))[(VCLS)/VREF]
 Resense(ADIN)=0.05ohm
 VCLS= 3.185V
 => IIn(max)=2.77A
 => Constant Power = 19 * 3.27 = 62.13W
 => R5708=20K,R5714=197K

Adapter In(max) = (0.075V/Rsense(ADIN))[(VCLS)/VREF]
 Resense(ADIN)=0.05ohm
 VCLS= 3.797V
 => IIn(max)=4.455A
 => Constant Power = 19 * 4.455 = 84.6W
 => R5708=20K,R5714=179K

Adapter In(max) = (0.075V/Rsense(ADIN))[(VCLS)/VREF]
 Resense(ADIN)=0.05ohm
 VCLS= 4.000V
 => IIn(max)=4.262A
 => Constant Power = 19 * 4.262 = 80.98W
 => R5708=20K,R5714=119K

Charge Current Ichg = (0.075V/Rsense(CHG))[(VICTL)/VREF]
 Resense(CHG)=0.025ohm
 VICTL= 2.5V
 => Ichg=3.5A
 VICTL= 1.68V
 => Ichg=1.4A




Charge Current Ichg = (0.075V/Rsense(CHG))[(VICTL)/VREF]
 Resense(CHG)=0.025ohm
 VICTL= 2.52V
 => Ichg=3.5A
 VICTL= 1.8V
 => Ichg=3.5A
 VICTL= 1.01V
 => Ichg=1.4A

Vbat = Cbat * [Vbat + (VCTL - 1.8V) / 9.52]
 VCTL = 1.58V
 => 1.58V = 2.2V


Mode pin : Vinode > 2.8V (Pin to LDO pin) -> 4 Cnts
 2.0 > Vinode > 1.8V (Floating) -> 3 Cnts
 0.8 > Vinode (Pin to GND) -> Learning

VICTL= 0.8V or DCIN = 7V -> Charger Disable


Precharge current=150mA




PIC16F54C




BATTERY IN DETECT




ADAPTER IN DETECT




+5VLCM, +5VCHG & +2.5VREF



BATTERY A/D_SD# (OVP)




POWER GOOD DETECTER








- TPC28T PT6003 1 VRM_PWRGD
- TPC28T PT6004 1 DDR_PWRGD
- TPC28T PT6005 1 3V_5V_PWRGD
- TPC28T PT6006 1 1.05V_1.5V_PWRGD

SUSC#_PWR POWER




SUSB#_PWR POWER





AC_BAT_SYS	AC_BAT_SYS	23,50,51,52,53,54,55,57
+3VA	+3VA	25,29,47,54
+5VA	+5VA	51,54,60
+5VO	+5VO	51,52,53,55,61
+3VO	+3VO	51,52,56,61
+3VSUS	+3VSUS	26,27,28,29,32,38,41,51
+5VSUS	+5VSUS	28,51,60
+3V	+3V	26,29,39,40,41,44,48,54,61
+3VS	+3VS	5,6,8,10,12,15,17,20,21,23,24,27,28,29,30,34,35,36,37,38,40,41,42,43,44,45,46,48,50,52,60,61
+12VSUS	+12VSUS	51,61
+12V	+12V	27,32,33,61
+12VS	+12VS	5,24,34,46,61
+5V	+5V	16,30,32,37,44,45,46,47,48,59,61
+5VS	+5VS	5,24,28,29,30,32,33,42,43,44,46,47,50,61
+2.5VO	+2.5VO	54
+2.5VS	+2.5VS	10,20,21,48,54
+1.8VO	+1.8VO	53,61
+1.8V	+1.8V	8,12,13,14,15,16,48,53
+1.8VS	+1.8VS	20,61
+VCCP	+VCCP	2,3,4,6,7,8,10,11,12,25,28,52
+0.9VS	+0.9VS	16,53
BAT	BAT	57
+5VCHG	+5VCHG	29,57,59
+5VLCM	+5VLCM	23,44,46,57,58,59,60
+2.5VREF	+2.5VREF	54,57,59,60
+VCORE	+VCORE	3,4,5,44,50
+VGA_VCORE	+VGA_VCORE	17,55
+VRAM	+VRAM	18,19,22,55
+1.2VSP	+1.2VSP	17,18,48,56
BAT_CON	BAT_CON	47,57

FOR POWER TEST



Rev	Date	Description
R1.0	2005/10/15	1. Initial release.
R1.1	2005/11/29	<ol style="list-style-type: none"> 1. Change Project name from W6J/H to W7J/F 2. Add NET: PWRLMT# to CPU pin: PROCHOT# (Page 2) 3. Add NET: DREFCLKSS,DREFCLKSS# to CLK GEN: pin17,pin18 (Page 6) 4. Add NET: DREFCLKSS,DREFCLKSS# to GMCH: C40,D41 (Page 8) 5. Pull high GMCH VCCA_LVDC to +2.5VS (Page 10) 6. Add Jumper at G72M pin: B4 (Page 20) 7. Change R6811 from 200Kohm to 100Kohm (Page 23) 8. Change U57,U58 from 74LVLC1G32GV to NC7SZ08M5 (Page 24) 9. Change D2 from EC31QS04 to RB751V_40 (Page 24) 10. Add Double-pi filter in VGA port (Page 24) 11. Swap ICH PCIE lans (Page 26) 12. Change GPIO7 NET from WB_AP to MUTE_POP_ICHGPIO# (Page 27) 13. Add NET: PWR_LED_1HZ to ICH: GPIO13 (Page 27) 14. Add Q6197 in net: PCIE_WAKE# (Page 27) 15. Add Q6192 in net: PWR_SW#_Q (Page 29) 16. Change R719 from 100Kohm to 1Mohm (Page 29) 17. Change R306 from 1Mohm to 10Mohm (Page 29) 18. Change C388 from 0.33uF to 1uF (Page 29) 19. Change Pull-high LID_EC# from +3VSUS to +3V (Page 29) 20. Change Audio CODEC from ADI1986 to ALC660 (Page 30) 21. Change R6614 from 0ohm to 4.7Kohm (Page 32) 22. Change R6616 from 10Kohm to 51Kohm (Page 32) 23. Change R6613 from 0ohm to 4.7Kohm (Page 32) 24. Change R6615 from 10Kohm to 51Kohm (Page 32) 25. Add NET: MUTE_POP_ICHGPIO# to MUTE_POP# circuit (Page 32) 26. Add Q6193 in net: SUSCLK (Page 34) 27. Change SLB9635TT pin16 from PLT_RST# to BUF_PLT_RST# (Page 34) 28. Delete NET PME# (Page 36) 29. Change Pull-high MDIO04 from +3V to +3VS (Page 37) 30. Change Pull-high XD_PWR_EN from +3V to +3VS (Page 37) 31. Change PCIE lans from port 1 to port 2 (Page 38) 32. Add C6625,C6626 in phone connector (Page 39) 33. Change PCIE lans from port 3 to port 1 (Page 40) 34. Add NET: EXPD# to R5538 pin20 (Page 40) 35. Add NET: C_PRESENT# to R5538 pin9,pin10 (Page 40) 36. Change PCIE lans from port 2 to port 3 (Page 41) 37. Change Pull-high 802WLAN_ON# from +3V to +3VSUS (Page 41) 38. Change FWH packaging from PLCC to TSOP (Page 43) 39. Add NET: EXPD# to M38857 P53 (Page 44) 40. Add NET: WB_AP to M38857 P67 (Page 44) 41. Add NET: C_PRESENT# to M38857 P62 (Page 44) 42. Add NET: ACZ_RST#_AUD to M38857 P61 (Page 44) 43. Change U10,U6012 pin4 from SUSC# to SUSC (Page 45) 44. Add Q6196 in net: BTPWRCL# (Page 45) 45. Add R6922 between net: WIRELESS_LAN_ON/OFF# and WB_AP (Page 47) 46. Add Q6198 in +3VS discharge (Page 48) 47. Change Power LED ON circuit (Page 48)

Rev	Date	Description
R1.2	2005/12/20	<ol style="list-style-type: none"> 1. Change R6491 from 23.2KOhm to 51KOhm (Page 5) 2. Add Q6200 at U42 :D2+,D2- (Page 5) 3. Add NET: DREFCLKSS,DREFCLKSS# at ICS954310 pin: pin17,18 (Page 6) 4. Add RN79 at DREFCLKSS,DREFCLKSS# (Page 6) 5. Add NET: DREFCLKSS,DREFCLKSS# at GMCH: C40,D41 (Page 8) 4. Add R6934,R6935 at DREFCLKSS,DREFCLKSS# (Page 8) 5. Change R1001 from 1Kohm to C6631:0.1uF (Page 16) 6. Modify LCD enable circuit by U6059 (Page 23) 7. Change L89,L90,L92 to Bead 120Ohm/100MHz (Page 24) 8. Change Q60,Q61 from SI1906DL to SI1902DL (Page 24) 9. Add C6632 in Y1 (Page 25) 10. Connect H_DPRSTP# to PU5000 (Page 25) 11. Change U69 from SN74LVC1G32G to 74LVC1G32GV (Page 26) 12. Disconnect STP_CPU# to PU5000 (Page 27) 13. Add GPIO9:W_OLED# (Page 27) 14. Change R523 from 10KOhm to 100KOhm (Page 29) 15. Change R303 from 10KOhm to C6630:1uF (Page 29) 16. Add R6936 in Net:PWR_SW#_Q (Page 29) 17. Add R6633,R6634,R6635,R6636 in CN20(Page 31) 18. Add R6938 in +3.3Vaux (Page 41) 19. Change CE41,CE5705,CE25 from 100uF to 150uF (Page 45) 20. Add R6937 in BTPWRCL# (Page 45) 21. Change Q6180,Q6181 by Q6202 (Page 46) 22. Add Q6201,LED10 in WIRELESS_OLED# (Page 46) 23. Change R6686 from 0Ohm to 470Ohm (Page 47) 24. Add R6940 in Power Board +5Vs (Page 47)

<Variant Name>

		Title : History
ASUSTek Computer INC. NB1		Engineer:
Size Custom	Project Name W7J	Rev 1.2
Date: Thursday, December 22, 2005	Sheet 64	of 64