

M78 - EVT

03/27/2007



1. ALL RESISTANCE VALUES ARE IN OHMS, 0.1 WATT +/- 5%.
2. ALL CAPACITANCE VALUES ARE IN MICROFARADS.
3. ALL CRYSTALS & OSCILLATOR VALUES ARE IN HERTZ.


REV	ZONE	ECN	DESCRIPTION OF CHANGE	CK APPD DATE	ENG APPD DATE
28		495025	ENGINEERING RELEASED	03/27/07	?

Page	Contents	Sync
1	Table of Contents	N/A
2	System Block Diagram	DEREK 03/05/2007
3	Power Block Diagram	MARK 03/05/2007
4	BOM Configuration	JAMES 03/05/2007
5	Revision History	JAMES 03/05/2007
6	Power Conn / Alias	MARK 03/05/2007
7	Functional / ICT Test	JAMES 03/05/2007
8	GROUNDING ALIASES	MARK 03/05/2007
9	CPU FSB	JAMES 03/05/2007
10	CPU Power & Ground	JAMES 03/05/2007
11	CPU Decoupling & VID	MARK 03/05/2007
12	eXtended Debug Port (XDP)	JAMES 03/05/2007
13	NB CPU Interface	T9_MLB_NOME 03/05/2007
14	NB PEG / Video Interfaces	T9_MLB_NOME 03/05/2007
15	NB Misc Interfaces	T9_MLB_NOME 03/05/2007
16	NB DDR2 Interfaces	T9_MLB_NOME 03/05/2007
17	NB Power 1	T9_MLB_NOME 03/05/2007
18	NB Power 2	T9_MLB_NOME 03/05/2007
19	NB Grounds	T9_MLB_NOME 03/05/2007
20	NB Standard Decoupling	JAMES 03/05/2007
21	NB Graphics Decoupling	JAMES 03/05/2007
22	SB Enet, Disk, FSB, LPC	DAVE 03/05/2007
23	SB PCI, PCIE, DMI, USB	DAVE 03/05/2007
24	SB Pwr Mgt, GPIO, Clink	DAVE 03/05/2007
25	SB Power & Ground	DAVE 03/05/2007
26	SB Decoupling	DAVE 03/05/2007
27	SB Misc	DAVE 03/05/2007
28	Clock (CK505)	JAMES 03/05/2007
29	Clock Termination	JAMES 03/05/2007
30	DDR2 SO-DIMM Connector A	JAMES 03/05/2007
31	DDR2 SO-DIMM Connector B	JAMES 03/05/2007
32	Memory Active Termination	JAMES 03/05/2007
33	PCI-E MiniCard Connector	DOUG 03/05/2007
34	Ethernet (Yukon)	DOUG 03/05/2007
35	YUKON/ULTRA SUPPORT	DOUG 03/05/2007
36	ETHERNET CONNECTOR	DOUG 03/05/2007
37	FW: 1394B CONTROLLER	DOUG 03/05/2007
38	FW: 1394B MISC	DOUG 03/05/2007
39	FIREWIRE CONNECTORS	DOUG 03/05/2007
40	PATA Connector	DAVE 03/05/2007
41	SATA Connectors	DOUG 03/05/2007
42	EXTERNAL USB CONNECTORS	DOUG 03/05/2007
43	Internal USB Connections	DOUG 03/05/2007
44	SMC	DAVE 03/05/2007
45	SMC Support	DAVE 03/05/2007

Page	Contents	Sync
46	LPC+ Debug Connector	DAVE 03/05/2007
47	SMBUS CONNECTIONS	DAVE 03/05/2007
48	Current & Voltage Sensing	DAVE 03/05/2007
49	Thermal Sensors	DAVE 03/05/2007
50	HD AND OD FAN	DAVE 03/05/2007
51	CPU FAN	DAVE 03/05/2007
52	ALS Support	DAVE 03/05/2007
53	SPI BootROM	DAVE 03/05/2007
54	POWER SEQUENCING BLOCK DIAGRAM	MARK 03/05/2007
55	PGOOD and Power Sequencing	MARK 03/05/2007
56	IMVP6 CPU VCore Regulator	MARK 03/05/2007
57	IMVP6 3RD PHASE	MARK 03/05/2007
58	1.5V / 1.05V SUPPLIES	MARK 03/05/2007
59	1.25V / MCH CORE SUPPLIES	MARK 03/05/2007
60	1.8V S3 / 0.9V S0 SUPPLIES	MARK 03/05/2007
61	5V S5 / 3.3V S3 SUPPLIES	MARK 03/05/2007
62	3.3V / 2.5V POWER SUPPLIES	MARK 03/05/2007
63	S3 & S0 FETs	MARK 03/05/2007
64	MXM PCI-E & PWR	MINGLING 03/05/2007
65	MXM I/O	MINGLING 03/05/2007
66	INTERNAL DISPLAY CONNS	MINGLING 03/05/2007
67	Analog Video Support	MINGLING 03/05/2007
68	External Display Conns	MINGLING 03/05/2007
69	MLB: AUDIO CONNECTOR	DEREK 03/05/2007
70	CPU/FSB Constraints	JONATHAN 03/05/2007
71	NB Constraints	JONATHAN 03/05/2007
72	Memory Constraints	JONATHAN 03/05/2007
73	SB Constraints (1 of 2)	JONATHAN 03/05/2007
74	SB Constraints (2 of 2)	JONATHAN 03/05/2007
75	Clock Constraints	JONATHAN 03/05/2007
76	FireWire & SMC Constraints	JONATHAN 03/05/2007
77	M72/M78 SPECIFIC CONSTRAINTS	JONATHAN 03/05/2007
78	M72/M78 RULE DEFINITIONS	JONATHAN 03/05/2007
79	Cross Reference Page	
80	Cross Reference Page	
81	Cross Reference Page	
82	Cross Reference Page	
83	Cross Reference Page	
84	Cross Reference Page	
85	Cross Reference Page	
86	Cross Reference Page	
87	Cross Reference Page	

DRAWING
TITLE=M78
ABBREV=DRAWING
LAST_MODIFIED=Thu Mar 27 10:24:19 2007

DIMENSIONS ARE IN MILLIMETERS XX ± _____ X.XX ± _____ X.XXX ± _____ ANGLES ± _____ DO NOT SCALE DRAWING  THIRD ANGLE PROJECTION	METRIC		 Apple Computer Inc. NOTICE OF PROPRIETARY PROPERTY THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING: I. TO MAINTAIN THE DOCUMENT IN CONFIDENCE II. NOT TO REPRODUCE OR COPY IT III. NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	
	DRAFTER <input checked="" type="checkbox"/>	DESGN CK <input checked="" type="checkbox"/>		TITLE SCH, M78, MLB
	ENG APPD <input checked="" type="checkbox"/>	MFG APPD <input checked="" type="checkbox"/>		DRAWING NUMBER 051-7229
	QA APPD <input checked="" type="checkbox"/>	DESIGNER <input checked="" type="checkbox"/>		REV. 28
	RELEASE <input checked="" type="checkbox"/>	SCALE NONE	SHT 1 OF 118	
	MATERIAL/FINISH NOTED AS APPLICABLE	SIZE D		



System Block Diagram

SYNC_MASTER=DEREK SYNC_DATE=1/19/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	118
NONE	2		

BOM Variants

BOM NUMBER	BOM NAME	BOM OPTIONS
630-7977	PCBA,MLB,M78,CTO,2.8G	24_INCH_LCD,2P8GHZ_CPU,BASIC,CR_E,V8
630-7976	PCBA,MLB,M78,BTR,2.4G	24_INCH_LCD,2P4GHZ_CPU,BASIC,CR_STD,V6
630-7875	PCBA,MLB,M78,CTO,2.2G	24_INCH_LCD,2P2GHZ_CPU,BASIC,CR_STD,V6
607-0429	M78 DEVELOPMENT	CPU_TDIODE,DEVELOPMENT,XDP_CONN,LIT_IO,LPCPLUS,MXM_PWR_SENSE

630-7979	PCBA,MLB,M72,CTO,2.4G	20_INCH_LCD,2P4GHZ_CPU,BASIC,CR_STD,V6
630-7978	PCBA,MLB,M72,BTR,2.2G	20_INCH_LCD,2P2GHZ_CPU,BASIC,CR_STD,V6
630-7874	PCBA,MLB,M72,GD,2.0G	20_INCH_LCD,2P0GHZ_CPU,BASIC,CR_STD,V6
607-0462	M72 DEVELOPMENT	CPU_TDIODE,DEVELOPMENT,ITP_CONN,LIT_IO,LPCPLUS,MXM_PWR_SENSE

BOM GROUPS

BOM GROUP	BOM OPTIONS
BASIC	5V1V8REG_SKIP,ALTERNATE,COMMON,ITP/XDP,MXM_ROM,NBCFG_PEG_REVERSE,YUKON_ULTRA
V6	LOW_TDP
V8	HIGH_TDP

Bar Code Labels / EEE #'s

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
-------------	-----	-------------	---------------	----------	------------

Module Parts

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
-------------	-----	-------------	---------------	----------	------------

COMMON

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
33880430	1	IC,NB,CRESTLINE,FM,CO,QS	U1400	CRITICAL	
33880427	1	IC,SB,ICH8M,B1,QS	U2300	CRITICAL	
35980130	1	CK505 - SILEGO SLG2AP101	U2900	CRITICAL	
820-2149	1	PCB,FAB,IO ALIGNMENT,M72	IO1	CRITICAL	
069-2046	1	M72/M78 22UF CAP INTERCHANGEABILITY	DOC1		
825-6447	1	MLB LABEL,48.0X4.8	X14	CRITICAL	
341S1892	1	IC,2K I2C EEPROM,MXM	U8570	CRITICAL	MXM_ROM

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
051-7229	1	PCB,SCHEM,MLB,M78	SCH1		24_INCH_LCD
820-2110	1	PCB,FAB,MLB,M78,HF	MLB1		24_INCH_LCD
341T0049	1	IC,SMC,M78	U4900	CRITICAL	24_INCH_LCD
11480292	1	RES,5.76K,0402,1%,1/16W,LF	R7117		24_INCH_LCD
13280010	1	CAP,CER,390PF,10%,50V,0402	C7113		24_INCH_LCD
13280101	1	CAP,CER,0.33UF,10%,6.3V,0402	C7128		24_INCH_LCD
13280131	1	CAP,CER,0.033UF,10%,16V,0402	C7134		24_INCH_LCD

051-7228	1	PCB,SCHEM,MLB,M72	SCH1		20_INCH_LCD
820-2143	1	PCB,FAB,MLB,M72,HF	MLB1		20_INCH_LCD
341T0056	1	EFI_ROM,M72/M78	U6100	CRITICAL	
341T0055	1	IC,SMC,M72	U4900	CRITICAL	20_INCH_LCD
11480309	1	RES,8.66K,0402,1%,1/16W,LF	R7117		20_INCH_LCD
13280205	1	CAP,CER,270PF,10%,50V,0402	C7113		20_INCH_LCD
13280103	1	CAP,CER,0.22UF,10%,6.3V,0402	C7128		20_INCH_LCD
13280070	1	CAP,CER,0.015UF,10%,16V,0402	C7134		20_INCH_LCD

337S3438	1	IC,MDC,SR,E1,QS,2.8G,55W,800FSB,4M,PGA	CPU	CRITICAL	2P8GHZ_CPU
337S3436	1	IC,MDC,SR,E1,QS,2.6G,45W,800FSB,4M,PGA	CPU	CRITICAL	2P6GHZ_CPU
337S3435	1	IC,MDC,SR,E1,QS,2.4G,35W,800FSB,4M,PGA	CPU	CRITICAL	2P4GHZ_CPU
337S3461	1	IC,MDC,SR,E1,QS,2.2G,35W,800FSB,4M,PGA	CPU	CRITICAL	2P2GHZ_CPU
337S3460	1	IC,MDC,SR,E1,QS,2.0G,35W,800FSB,4M,PGA	CPU	CRITICAL	2P0GHZ_CPU

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS:
337S3437	337S3436		CPU	CPU, 2.6G, 55W
124-0361	124-0339		C7490, C7491	CAP
371S0464	371S0154		D7624, D7664	DIODES

MXM_PWR_SENSE BOMOPTION CHANGE FOR PRODUCTION


PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
107S0070	1	RES,0-OHM,2512	R5350		PRODUCTION
116S0090	2	RES,10K-OHM,5%,0402	C5358,C5359		PRODUCTION

BOM Configuration

SYNC_MASTER=JAMES SYNC_DATE=10/16/06

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	
NONE	4	118	

Preliminary

8

7

6

5

4

3

2

1

PROTO REVIEW - 11/09/06

Preliminary

D

D

C

C


B

B

A

A

28	
SYNC_MASTER=JAMES	SYNC_DATE=10/16/06
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	
NONE	5	118	

NOTE: All page numbers are .csa, not PDF. See page 1 for .csa -> PDF mapping.

8

7

6


5

4

3

2

1




"S0" RAILS
ONLY ON IN RUN

"S3" RAILS
ON IN RUN AND SLEEP

"S5" RAILS
ALWAYS ON WHEN UNIT HAS AC POWER (TRICKLE)

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
113S0082	1	RES, MF, 1/10W, 910OHM, 5, 0603, SMD, LF	R605		20_INCH_LCD
113S0095	1	RES, MF, 1/10W, 3.3KOHM, 5, 0603, SMD, LF	R605		24_INCH_LCD

Power Conn / Alias	
SYNC_MASTER=MARK	SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	


 APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7229	28
SCALE	SHT	OF
NONE	6	118

LAYOUT NOTE: PLACE NEAR J1000

100 14 10 7	FSB A L<6>	PP1000	OMIT P4MM
100 14 10 7	FSB ADSTB L<0>	PP1001	OMIT P4MM
100 14 10 7	FSB A L<27>	PP1002	OMIT P4MM
100 14 10 7	FSB ADSTB L<1>	PP1003	OMIT P4MM
100 14 10 7	FSB D L<0>	PP1004	OMIT P4MM
100 14 10 7	FSB DSTB L N<0>	PP1005	OMIT P4MM
100 14 10 7	FSB DSTB L P<0>	PP1006	OMIT P4MM
100 14 10 7	FSB DINV L<0>	PP1007	OMIT P4MM
100 14 10 7	FSB D L<16>	PP1008	OMIT P4MM
100 14 10 7	FSB DSTB L N<1>	PP1009	OMIT P4MM
100 14 10 7	FSB DSTB L P<1>	PP1010	OMIT P4MM
100 14 10 7	FSB DINV L<1>	PP1011	OMIT P4MM
100 14 10 7	FSB D L<41>	PP1012	OMIT P4MM
100 14 10 7	FSB DSTB L N<2>	PP1013	OMIT P4MM
100 14 10 7	FSB DSTB L P<2>	PP1014	OMIT P4MM
100 14 10 7	FSB DINV L<2>	PP1015	OMIT P4MM
100 14 10 7	FSB D L<59>	PP1016	OMIT P4MM
100 14 10 7	FSB DSTB L N<3>	PP1017	OMIT P4MM
100 14 10 7	FSB DSTB L P<3>	PP1018	OMIT P4MM
100 14 10 7	FSB DINV L<3>	PP1019	OMIT P4MM
100 14 10 7	FSB LOCK L	PP1020	OMIT P4MM
100 14 13 10	FSB CPURST L	PP1021	OMIT P4MM
100 51 23 10	CPU INIT L	PP1022	OMIT P4MM
100 51 23 10	CPU A20M L	PP1023	OMIT P4MM
100 51 23 10	CPU IGNNE L	PP1024	OMIT P4MM
100 51 23 10	CPU STCLK L	PP1025	OMIT P4MM
100 51 23 10	CPU INTR	PP1026	OMIT P4MM
100 51 23 10	CPU NMI	PP1027	OMIT P4MM
100 51 23 10	CPU SMI L	PP1028	OMIT P4MM
100 14 10 7	FSB REQ L<0>	PP1029	OMIT P4MM
100 14 10 7	FSB REQ L<1>	PP1030	OMIT P4MM
100 14 10 7	FSB REQ L<2>	PP1031	OMIT P4MM
100 14 10 7	FSB REQ L<3>	PP1032	OMIT P4MM
100 14 10 7	FSB REQ L<4>	PP1033	OMIT P4MM
100 50 10 7	FSB CLK CPU P	PP1034	OMIT P4MM
100 50 10 7	FSB CLK CPU N	PP1035	OMIT P4MM

LAYOUT NOTE: PLACE NEAR U2100

100 50 30 3	SB CLK100M SATA P	PP2100	OMIT P4MM
100 50 30 3	SB CLK100M SATA N	PP2101	OMIT P4MM
100 44 23 7	IDE PDIOR L	PP2102	OMIT P4MM
100 44 23 7	IDE PDIORDY	PP2103	OMIT P4MM
100 44 23 7	IDE PDD<9>	PP2104	OMIT P4MM
100 34 24 7	PCIE MINI D2R P	PP2105	OMIT P4MM
100 34 24 7	PCIE MINI D2R N	PP2106	OMIT P4MM
100 34 24 7	PCIE ENET D2R P	PP2107	OMIT P4MM
100 34 24 7	PCIE ENET D2R N	PP2108	OMIT P4MM
100 42 40 7	PCIE FW D2R P	PP2132	OMIT P4MM
100 42 40 7	PCIE FW D2R N	PP2133	OMIT P4MM
101 24 16 7	DMI N2S P<0>	PP2109	OMIT P4MM
101 24 16 7	DMI N2S N<0>	PP2110	OMIT P4MM
100 50 24 7	SB CLK100M DMI P	PP2111	OMIT P4MM
100 50 24 7	SB CLK100M DMI N	PP2112	OMIT P4MM
49 28 25 7	PM SYRST L	PP2113	OMIT P4MM
51 49 25 7	PM CLKRUN L	PP2114	OMIT P4MM
100 50 25 7	SB CLK14PM TIMER	PP2115	OMIT P4MM
100 50 25 7	SB CLK48M USBCTRL	PP2116	OMIT P4MM
100 50 24 7	PCI CLK33M SB	PP2117	OMIT P4MM
28 23 7	SB RTC RST L	PP2118	OMIT P4MM
100 45 23 7	SATA A D2R P	PP2119	OMIT P4MM
100 45 23 7	SATA A D2R N	PP2120	OMIT P4MM
51 49 23 7	LPC AD<1>	PP2121	OMIT P4MM
100 47 24 7	USB CAMERA P	PP2122	OMIT P4MM
100 47 24 7	USB CAMERA N	PP2123	OMIT P4MM
100 47 24 7	USB IR P	PP2124	OMIT P4MM
100 47 24 7	USB IR N	PP2125	OMIT P4MM
100 47 24 7	USB BT P	PP2126	OMIT P4MM
100 47 24 7	USB BT N	PP2127	OMIT P4MM
100 61 24 7	SPI SCLK	PP2128	OMIT P4MM
100 61 24 7	SPI SO	PP2129	OMIT P4MM
100 25 16 7	CLINK NB CLK	PP2130	OMIT P4MM
100 25 16 7	CLINK NB DATA	PP2131	OMIT P4MM

LAYOUT NOTE: PLACE NEAR U1400

100 14 10 7	FSB A L<6>	PP1400	OMIT P4MM
100 14 10 7	FSB ADSTB L<0>	PP1401	OMIT P4MM
100 14 10 7	FSB A L<27>	PP1402	OMIT P4MM
100 14 10 7	FSB ADSTB L<1>	PP1403	OMIT P4MM
100 14 10 7	FSB D L<0>	PP1404	OMIT P4MM
100 14 10 7	FSB DSTB L N<0>	PP1405	OMIT P4MM
100 14 10 7	FSB DSTB L P<0>	PP1406	OMIT P4MM
100 14 10 7	FSB DINV L<0>	PP1407	OMIT P4MM
100 14 10 7	FSB D L<16>	PP1408	OMIT P4MM
100 14 10 7	FSB DSTB L N<1>	PP1409	OMIT P4MM
100 14 10 7	FSB DSTB L P<1>	PP1410	OMIT P4MM
100 14 10 7	FSB DINV L<1>	PP1411	OMIT P4MM
100 14 10 7	FSB D L<41>	PP1412	OMIT P4MM
100 14 10 7	FSB DSTB L N<2>	PP1413	OMIT P4MM
100 14 10 7	FSB DSTB L P<2>	PP1414	OMIT P4MM
100 14 10 7	FSB DINV L<2>	PP1415	OMIT P4MM
100 14 10 7	FSB D L<59>	PP1416	OMIT P4MM
100 14 10 7	FSB DSTB L N<3>	PP1417	OMIT P4MM
100 14 10 7	FSB DSTB L P<3>	PP1418	OMIT P4MM
100 14 10 7	FSB DINV L<3>	PP1419	OMIT P4MM
100 14 10 7	FSB LOCK L	PP1420	OMIT P4MM
100 14 10 7	FSB HIT L	PP1421	OMIT P4MM
100 14 10 7	FSB HITM L	PP1422	OMIT P4MM
100 14 10 7	FSB BNR L	PP1423	OMIT P4MM
100 14 10 7	FSB BREQ0 L	PP1424	OMIT P4MM
100 14 10 7	FSB DBSY L	PP1425	OMIT P4MM
100 14 10 7	FSB DPMR L	PP1426	OMIT P4MM
100 14 10 7	FSB REQ L<0>	PP1427	OMIT P4MM
100 14 10 7	FSB REQ L<1>	PP1428	OMIT P4MM
100 14 10 7	FSB REQ L<2>	PP1429	OMIT P4MM
100 14 10 7	FSB REQ L<3>	PP1430	OMIT P4MM
100 14 10 7	FSB REQ L<4>	PP1431	OMIT P4MM
100 30 14 7	FSB CLK NB P	PP1432	OMIT P4MM
100 30 14 7	FSB CLK NB N	PP1433	OMIT P4MM
71 70 22 16 7	VR_PWRGOOD_DELAY	PP1434	OMIT P4MM
28 16 7	NB_RESET L	PP1435	OMIT P4MM
100 30 16 7	NB_CLK100M_PCIE_P	PP1436	OMIT P4MM
100 30 16 7	NB_CLK100M_PCIE_N	PP1437	OMIT P4MM
101 24 16 7	DMI S2N N<0>	PP1438	OMIT P4MM
101 24 16 7	DMI S2N P<0>	PP1439	OMIT P4MM
22 16 7	PP0V9_S3M_MEM_NBVRIFA	PP1440	OMIT P4MM
22 16 7	PP0V9_S3M_MEM_NBVRIFB	PP1441	OMIT P4MM
100 31 17 7	MEM A DQ<7>	PP1442	OMIT P4MM
100 31 17 7	MEM A DQ<14>	PP1443	OMIT P4MM
100 31 17 7	MEM A DQ<16>	PP1444	OMIT P4MM
100 31 17 7	MEM A DQ<25>	PP1445	OMIT P4MM
100 31 17 7	MEM A DQ<39>	PP1446	OMIT P4MM
100 31 17 7	MEM A DQ<47>	PP1447	OMIT P4MM
100 31 17 7	MEM A DQ<54>	PP1448	OMIT P4MM
100 31 17 7	MEM A DQ<59>	PP1449	OMIT P4MM
100 31 17 7	MEM A DQS P<0>	PP1450	OMIT P4MM
100 31 17 7	MEM A DQS N<0>	PP1451	OMIT P4MM
100 31 17 7	MEM A DQS P<1>	PP1452	OMIT P4MM
100 31 17 7	MEM A DQS N<1>	PP1453	OMIT P4MM
100 31 17 7	MEM A DQS P<2>	PP1454	OMIT P4MM
100 31 17 7	MEM A DQS N<2>	PP1455	OMIT P4MM
100 31 17 7	MEM A DQS P<3>	PP1456	OMIT P4MM
100 31 17 7	MEM A DQS N<3>	PP1457	OMIT P4MM
100 31 17 7	MEM A DQS P<4>	PP1458	OMIT P4MM
100 31 17 7	MEM A DQS N<4>	PP1459	OMIT P4MM
100 31 17 7	MEM A DQS P<5>	PP1460	OMIT P4MM
100 31 17 7	MEM A DQS N<5>	PP1461	OMIT P4MM
100 31 17 7	MEM A DQS P<6>	PP1462	OMIT P4MM
100 31 17 7	MEM A DQS N<6>	PP1463	OMIT P4MM
100 31 17 7	MEM A DQS P<7>	PP1464	OMIT P4MM
100 31 17 7	MEM A DQS N<7>	PP1465	OMIT P4MM
100 32 17 7	MEM B DQ<6>	PP1466	OMIT P4MM
100 32 17 7	MEM B DQ<8>	PP1467	OMIT P4MM
100 32 17 7	MEM B DQ<23>	PP1468	OMIT P4MM
100 32 17 7	MEM B DQ<25>	PP1469	OMIT P4MM
100 32 17 7	MEM B DQ<38>	PP1470	OMIT P4MM
100 32 17 7	MEM B DQ<44>	PP1471	OMIT P4MM
100 32 17 7	MEM B DQ<48>	PP1472	OMIT P4MM
100 32 17 7	MEM B DQ<62>	PP1473	OMIT P4MM
100 32 17 7	MEM B DQS P<0>	PP1474	OMIT P4MM
100 32 17 7	MEM B DQS N<0>	PP1475	OMIT P4MM
100 32 17 7	MEM B DQS P<1>	PP1476	OMIT P4MM
100 32 17 7	MEM B DQS N<1>	PP1477	OMIT P4MM
100 32 17 7	MEM B DQS P<2>	PP1478	OMIT P4MM
100 32 17 7	MEM B DQS N<2>	PP1479	OMIT P4MM
100 32 17 7	MEM B DQS P<3>	PP1480	OMIT P4MM
100 32 17 7	MEM B DQS N<3>	PP1481	OMIT P4MM
100 32 17 7	MEM B DQS P<4>	PP1482	OMIT P4MM
100 32 17 7	MEM B DQS N<4>	PP1483	OMIT P4MM
100 32 17 7	MEM B DQS P<5>	PP1484	OMIT P4MM
100 32 17 7	MEM B DQS N<5>	PP1485	OMIT P4MM
100 32 17 7	MEM B DQS P<6>	PP1486	OMIT P4MM
100 32 17 7	MEM B DQS N<6>	PP1487	OMIT P4MM
100 32 17 7	MEM B DQS P<7>	PP1488	OMIT P4MM
100 32 17 7	MEM B DQS N<7>	PP1489	OMIT P4MM
101 84 16 7	PEG D2R P<7>	PP1490	OMIT P4MM
101 84 16 7	PEG D2R N<7>	PP1491	OMIT P4MM
100 25 16 7	CLINK NB CLK	PP1492	OMIT P4MM
100 25 16 7	CLINK NB DATA	PP1493	OMIT P4MM

LAYOUT NOTE: PLACE NEAR U3700







100 37 30	PCIE CLK100M_ENET_P	PP3700	OMIT P4MM
100 37 30	PCIE CLK100M_ENET_N	PP3701	OMIT P4MM
100 37 30	PCIE ENET_R2D_P	PP3702	OMIT P4MM
100 37 30	PCIE ENET_R2D_N	PP3703	OMIT P4MM
37 28	ENET_RESET_L	PP3704	OMIT P4MM

LAYOUT NOTE: PLACE NEAR U4000

100 40 30	PCIE CLK100M_FW_P	PP4000	OMIT P4MM
100 40 30	PCIE CLK100M_FW_N	PP4001	OMIT P4MM
100 40	PCIE_FW_R2D_P	PP4002	OMIT P4MM
100 40	PCIE_FW_R2D_N	PP4003	OMIT P4MM
40 28	FW_RESET_L	PP4004	OMIT P4MM

LAYOUT NOTE: PLACE NEAR U4900

100 49 30	PCI_CLK33M_SMC	PP4900	OMIT P4MM
49 28	SMC_LRESET_L	PP4901	OMIT P4MM
51 50 49 7	SMC_RESET_L	PP4902	OMIT P4MM
51 49 23 7	LPC_AD<1>	PP4903	OMIT P4MM



FUNCTIONAL TESTPOINTS FOR MAC-1 & ICT

LPC CONNECTOR

51 6	PP3V3_S5_LPCPLUS	FUNC TEST=TRUE	75 70 6	PP0V9_S0	FUNC TEST=TRUE
51 6	PP5V_S0_LPCPLUS	FUNC TEST=TRUE	72 71 6	PPVCORE_CPU	FUNC TEST=TRUE
51 6	FWH_INIT_L	FUNC TEST=TRUE	78 70 6	PP1V8_S0	FUNC TEST=TRUE
100 51 30	PCI_CLK33M_LPCPLUS	FUNC TEST=TRUE	77 6	PP2V5_S0	FUNC TEST=TRUE
51 49 23 7	LPC_AD<0>	FUNC TEST=TRUE	74 73 55	PPMCH_CORE_S0	FUNC TEST=TRUE
51 49 23 7	LPC_AD<1>	FUNC TEST=TRUE	73 34	PP1V05_S0	FUNC TEST=TRUE
51 49 23 7	LPC_AD<2>	FUNC TEST=TRUE	74 6	PP1V25_S0	FUNC TEST=TRUE
51 49 23 7	LPC_AD<3>	FUNC TEST=TRUE	78 77 70 73 71 6	PP3V3_S0	FUNC TEST=TRUE
51 49 23 7	PM_CLKRUN_L	FUNC TEST=TRUE	74 6	PP5V_S0	3 TP'S FUNC TEST=TRUE
51 49 23 7	BOOT_LPC_SPI_L	FUNC TEST=TRUE	76 74 73	PP12V_S0	3 TP'S FUNC TEST=TRUE
51 49 23 7	SMC_TMS	FUNC TEST=TRUE	73 6	PP1V5_S0	FUNC TEST=TRUE
51 28	DEBUG_RESET_L	FUNC TEST=TRUE			
51 28	SMC_TRST_L	FUNC TEST=TRUE			
51 49 23 7	SMC_TDO	FUNC TEST=TRUE	78 76 75 50	PP12V_S3	3 TP'S FUNC TEST=TRUE
51 49 23 7	SMC_MDI	FUNC TEST=TRUE	78 75 6	PP1V8_S3	FUNC TEST=TRUE
51 49 23 7	SMC_TX_L	FUNC TEST=TRUE	78 76 75 70 7 6	PP3V3_S3	FUNC TEST=TRUE
51 49 23 7	INT_SERIRQ	FUNC TEST=TRUE	78 76 75 70 6	PP5V_S3	FUNC TEST=TRUE
51 50 49 25 7	PM_SUS_STAT_L	FUNC TEST=TRUE	78 75 49 46 25 7	PM_S4_STATE_L	FUNC TEST=TRUE
51 50 49 25 7	SMC_TDI	FUNC TEST=TRUE			
51 50 49 25 7	SMC_TCK	FUNC TEST=TRUE			
51 50 49 25 7	SMC_RESET_L	FUNC TEST=TRUE	77 75 70 6	PP3V3_S5	3 TP'S FUNC TEST=TRUE
51 49 23 7	SMC_NMI	FUNC TEST=TRUE	78 77 76 70 6	PP5V_S5	FUNC TEST=TRUE
51 50 49 25 7	SMC_RX_L	FUNC TEST=TRUE	78 76 70 7 6	PP12V_S5	5 TP'S FUNC TEST=TRUE
51 25	LINDACARD_GPIO	FUNC TEST=TRUE			
	16 TP'S	FUNC TEST=TRUE			

PWR0K SEQUENCING

84 70 50 49 7	ALL_SYS_PWRGD	FUNC TEST=TRUE
70 28 25 7	PM_SB_PWR0K	FUNC TEST=TRUE

STARTUP (BOOT/WAKE) TIMING

71 49	IMPV_VR_ON	FUNC TEST=TRUE
28 25	VR_PWRGD_CLKEN	FUNC TEST=TRUE
71 70 22 16 7	VR_PWRGOOD_DELAY	FUNC TEST=TRUE
70 28 25 7	PM_SB_PWR0K	FUNC TEST=TRUE

8

7

6

5

4

3



2

1


GND RAILS



CHASSIS GND



NOTE:
 PER EMC REQUIREMENTS, ALL CHASSIS GROUNDS ARE TIED DIRECTLY TO GND



Preliminary


GROUNDING ALIASES

SYNC_MASTER=MARK SYNC_DATE=(10/02/2006)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

- I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
- II NOT TO REPRODUCE OR COPY IT
- III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	
NONE	9	118	

8

7

6


5

4

3

2

1



LAYOUT NOTE:
 COMP0,2 CONNECT WITH Z0=27.4OHM,
 MAKE TRACE LENGTH SHORTER THAN 0.5".
 COMP1,3 CONNECT WITH Z0=55OHM,
 MAKE TRACE LENGTH SHORTER THAN 0.5".

NOTE: SYNCED FROM T9_MLB, CHANGED SOCKET TO 511S0038 (P)

CPU FSB


SYNC_MASTER=JAMES SYNC_DATE=11/09/06

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	118
NONE	10		



(CPU CORE POWER)
 =PPV CORE S0 CPU 6 11 12 53
 44 A (SV Design Target)
 41 A (SV HFM)
 30.4 A (SV LFM)
 23 A (LV Design Target)

(CPU IO POWER 1.05V)
 =PP1V05 S0 CPU 6 10 12 13 50
 4500 mA (before VCC stable)
 2500 mA (after VCC stable)

(CPU INTERNAL PLL POWER 1.5V)
 =PP1V5 S0 CPU 6 12
 130 mA

VID0 AD6 CPU VID<0> 12 100
 VID1 AE5 CPU VID<1> 12 100
 VID2 AE5 CPU VID<2> 12 100
 VID3 AE4 CPU VID<3> 12 100
 VID4 AE3 CPU VID<4> 12 100
 VID5 AE1 CPU VID<5> 12 100
 VID6 AE2 CPU VID<6> 12 100

VCCSENSE AF7 CPU VCCSENSE_P 71 100
 VSSSENSE AF7 CPU VCCSENSE_N 71 100

R1100
 100
 1/16W
 MF-LF
 2 402

LAYOUT NOTE:
 PLACE R1100 AND R1101 WITHIN
 1 INCH OF CPU, NO STUBS

R1101
 100
 1/16W
 MF-LF
 2 402

LAYOUT NOTE:
 PROVIDE A TEST POINT (WITH NO STUB)
 TO CONNECT A DIFFERENTIAL PROBE
 BETWEEN VCCSENSE AND VSSSENSE

LAYOUT NOTE:
 CPU_VCCSENSE_P/CPU_VCCSENSE_N USE
 ZO=27.4 OHM DIFFERENTIAL TRACE ROUTING.

NOTE: SYNCED FROM T9_MLB, CHANGED SOCKET TO 511S0038 (P)


CPU Power & Ground
 SYNC_MASTER=JAMES SYNC_DATE=11/09/06
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
 PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
 AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	
NONE	11	118	


CPU VCORE HF AND BULK DECOUPLING
6X 220UF, 32X 22UF 0805

NOTE: CHANGED TO X5R CAPS TO MATCH PREVIOUS IMACS AND FOR C4


LAYOUT NOTE:
PLACE INSIDE SOCKET CAVITY (ON BOTTOMSIDE)




LAYOUT NOTE:
PLACE INSIDE SOCKET CAVITY (ON BOTTOMSIDE)




LAYOUT NOTE:
PLACE NEAR SOCKET NORTH SIDE (ON TOPSIDE)



LAYOUT NOTE:
PLACE NEAR SOCKET SOUTH SIDE (ON TOPSIDE)




LAYOUT NOTE:
PLACE ON BOTTOMSIDE



LAYOUT NOTE:
PLACE ON BOTTOMSIDE


CPU VCORE VID CONNECTIONS

Resistors to allow for override of CPU VID
Will probably be removed before production



VCCA (CPU AVdd) DECOUPLING


11 4 =PP1V5_S0_CPU 1x 10uF, 1x 0.01uF



LAYOUT NOTE:
PLACE C1281 NEAR PIN B26 OF U1000

VCCP (CPU I/O) DECOUPLING

50 13 11 10 4 =PP1V05_S0_CPU 1x 330UF, 6x 0.1UF 0402



LAYOUT NOTE:
PLACE C1235 CLOSE TO CPU

CPU Decoupling & VID

SYNC_MASTER=MARK SYNC_DATE=10/10/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT		OF
NONE	12		118

8

7

6

5

4

3

2

1

D

D

C

C

B

B


A

A

Mini-XDP Connector

NOTE: This is not the standard XDP pinout.

Use with 920-0451 adapter board to support CPU, NB & SB debugging.



Direction of XDP module

Please avoid any obstructions on even-numbered side of J1300

eXtended Debug Port (XDP)

SYNC_MASTER=T9_MLB_NONE SYNC_DATE=11/06/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT		OF
NONE	13		118

8

7

6


5

4

3

2

1



NB CPU Interface

SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	
NONE	14	118	

LVDS Disable
Can leave all signals NC if LVDS is not implemented.
Tie VCC_TX_LVDS and VCCA_LVDS to GND.
If SDVO is used, VCCD_LVDS must remain powered with proper decoupling. Otherwise, tie VCCD_LVDS to GND also.

TV-Out Signal Usage:
Composite: DACA only
S-Video: DACB & DACC only
Component: DACA, DACB & DACC
Unused DAC outputs must remain powered, but can omit filtering components. Unused DAC outputs should connect to GND through 75-ohm resistors.







TV-Out Disable / CRT Enable
Tie TVx_DAC and TVx_RTN to GND. Must power all TVDAC rails. VCCA_TVx_DAC and VCCA_CRT_DAC can share filtering with VCCA_CRT_DAC.

CRT Disable / TV-Out Enable
Tie R/R#/G/G#/B/B#, HSYNC and VSYNC to GND. All CRT/TVDAC rails must be powered. All rails must be filtered except for VCCA_CRT.

CRT & TV-Out Disable
Tie TVx_DAC, TVx_RTN, R/R#/G/G#/B/B#, HSYNC, VSYNC and CRT_TVO_IREF to GND.
Can tie the following rails to GND:
VCCA_CRT_DAC, VCCA_DAC_BG, VCCA_TVx_DAC, VCCD_CRT, VCCD_QDAC and VCC_SYNC.


NOTE: Must keep VDDC_TVDAC powered and filtered at all times!

Internal Graphics Disable
Follow instructions for LVDS and CRT & TV-Out Disable above.
Can also tie CRT_DDC_*, L_CTRL_*, L_DDC_*, SDVO_CTRL_* and TV_DCONSELx to GND.
Tie DPLL_REF_CLK and DPLL_REF_SSCLK to GND.
Tie DPLL_REF_CLK* and DPLL_REF_SSCLK* to VCC (VCore).
Tie VCCA_DPLL and VCCA_DPLLb to VCC (VCore).
Tie VCC_AXG and VCC_AXG_NCTF to GND.
Leave GFX_VID<3..0> and GFX_VR_EN as NC.




NB PEG / Video Interfaces
SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006
NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	
NONE	15	118	



NB_CFG<3>	RESERVED
NB_CFG<4>	RESERVED
NB_CFG<5>	High = DMIX4 DMI x2 Select Low = DMIX2
NB_CFG<6>	RESERVED
NB_CFG<7>	RESERVED
NB_CFG<8>	RESERVED
NB_CFG<9>	High = Normal PCIe Graphics Lane Reversal Low = Reversed
NB_CFG<10>	RESERVED
NB_CFG<11>	RESERVED
NB_CFG<12>	See Below
NB_CFG<13>	See Below
NB_CFG<14>	RESERVED
NB_CFG<15>	RESERVED
NB_CFG<16>	High = Enabled FSB Dynamic ODT Low = Disabled
NB_CFG<17>	RESERVED
NB_CFG<18>	RESERVED
NB_CFG<19>	High = Reversed DMI Lane Reversal Low = Normal
NB_CFG<20>	High = Both active Concurrent SDVO/PCIe x1 Low = Only SDVO or PCIe x16

NB_CFG<13:12>
 00 = RESERVED
 01 = XOR Mode Enabled
 10 = All-Z Mode Enabled
 11 = Normal Operation




NB_CFG<8:0> used for debug access

NB_CFG<13:12> require ICT access

TP NB_RSVD<1>	R36	RSVD1
TP NB_RSVD<2>	P37	RSVD2
TP NB_RSVD<3>	R35	RSVD3
TP NB_RSVD<4>	N35	RSVD4
TP NB_RSVD<5>	AR12	RSVD5
TP NB_RSVD<6>	AR13	RSVD6
TP NB_RSVD<7>	AR12	RSVD7
TP NB_RSVD<8>	AR11	RSVD8
TP NB_RSVD<9>	V12	RSVD9
TP NB_RSVD<10>	AR37	RSVD10
TP NB_RSVD<11>	AM36	RSVD11
TP NB_RSVD<12>	AL36	RSVD12
TP NB_RSVD<13>	AR37	RSVD13
TP NB_RSVD<14>	D20	RSVD14
TP NB_RSVD<20>	H10	RSVD20
TP NB_RSVD<21>	B61	RSVD21
TP NB_RSVD<22>	B20	RSVD22
TP NB_RSVD<23>	BK22	RSVD23
TP NB_RSVD<24>	BP19	RSVD24
TP NB_RSVD<25>	BK20	RSVD25
TP NB_RSVD<26>	BK18	RSVD26
TP NB_RSVD<27>	B18	RSVD27
TP MEM_CLKP2	BP23	SM_CK2
TP MEM_CLKN2	BP23	SM_CK2*
TP MEM_CLKP5	BP23	SM_CK5
TP MEM_CLKN5	BP24	SM_CK5*
MEM A A<14>	BP28	SA_MA14
MEM B A<14>	BP24	SB_MA14
TP NB_RSVD<34>	BK39	RSVD34
TP NB_RSVD<35>	AM20	RSVD35
TP NB_RSVD<36>	BK20	RSVD36
TP LVDS_A_DATAP3	C48	RSVD37
TP LVDS_B_DATAP3	D47	RSVD38
TP LVDS_A_DATAN3	B44	RSVD39
TP LVDS_B_DATAN3	C44	RSVD40
TP NB_RSVD<41>	A35	RSVD41
TP NB_RSVD<42>	B37	RSVD42
TP NB_RSVD<43>	B36	RSVD43
TP NB_RSVD<44>	B34	RSVD44
TP NB_RSVD<45>	C34	RSVD45
NB_BSEL<0>	E27	CFG0
NB_BSEL<1>	N27	CFG1
NB_BSEL<2>	N24	CFG2
NB_CFG<3>	C21	CFG3 IPU
NB_CFG<4>	C23	CFG4 IPU
NB_CFG<5>	E23	CFG5 IPU
NB_CFG<6>	N23	CFG6 IPU
NB_CFG<7>	G23	CFG7 IPU
NB_CFG<8>	V20	CFG8 IPU
NB_CFG<9>	C20	CFG9 IPU
TP NB_CFG<10>	E24	CFG10 IPU
TP NB_CFG<11>	L23	CFG11 IPU
TP NB_CFG<12>	E23	CFG12 IPU
TP NB_CFG<13>	E23	CFG13 IPU
TP NB_CFG<14>	E20	CFG14 IPU
TP NB_CFG<15>	E23	CFG15 IPU
NB_CFG<16>	M20	CFG16 IPU
TP NB_CFG<17>	M24	CFG17 IPU
TP NB_CFG<18>	L32	CFG18 IPD
NB_CFG<19>	N31	CFG19 IPD
NB_CFG<20>	L34	CFG20 IPD
PM_BMBUSY L	G41	PM_BMBUSY*
PM_DPRSTP L	L39	PM_DPRSTP*
PM_EXTTS_TSO*	L36	PM_EXT_TSO*
PM_EXT_TS1*	V30	PM_EXT_TS1*
VR_PWRGOOD DELAY	AM49	PWROK
NB_RESET L	AV20	RSTIN*
PM_THRMTRIP L	N20	THERMTRIP*
PM_DPRSLPVR	G16	DPRSLPVR
TP NB_NC<1>	B51	NC1
TP NB_NC<2>	B51	NC2
TP NB_NC<3>	B50	NC3
TP NB_NC<4>	B50	NC4
TP NB_NC<5>	B49	NC5
TP NB_NC<6>	B13	NC6
TP NB_NC<7>	B12	NC7
TP NB_NC<8>	B11	NC8
TP NB_NC<9>	B11	NC9
TP NB_NC<10>	B1	NC10
TP NB_NC<11>	A5	NC11
TP NB_NC<12>	C51	NC12
TP NB_NC<13>	H50	NC13
TP NB_NC<14>	A50	NC14
TP NB_NC<15>	A49	NC15
TP NB_NC<16>	BK2	NC16


SM_CK0	AV28	MEM_CLK P<0>	0900	31 102
SM_CK1	BK21	MEM_CLK P<1>	0900	31 102
SM_CK3	AV28	MEM_CLK P<3>	0900	32 102
SM_CK4	AV23	MEM_CLK P<4>	0900	32 102
SM_CK0*	AW20	MEM_CLK N<0>	0900	31 102
SM_CK1*	BK21	MEM_CLK N<1>	0900	31 102
SM_CK3*	AW25	MEM_CLK N<3>	0900	32 102
SM_CK4*	AW23	MEM_CLK N<4>	0900	32 102
SM_CKE0	BE23	MEM_CKE<0>	0900	31 33 102
SM_CKE1	AY32	MEM_CKE<1>	0900	31 33 102
SM_CKE3	BK39	MEM_CKE<3>	0900	32 33 102
SM_CKE4	BK37	MEM_CKE<4>	0900	32 33 102
SM_CS0*	BK20	MEM_CS L<0>	0900	31 33 102
SM_CS1*	BK16	MEM_CS L<1>	0900	31 33 102
SM_CS2*	BK16	MEM_CS L<2>	0900	32 33 102
SM_CS3*	BK13	MEM_CS L<3>	0900	32 33 102
SM_ODT0	HU18	MEM_ODT<0>	0900	31 33 102
SM_ODT1	HU15	MEM_ODT<1>	0900	31 33 102
SM_ODT2	HU14	MEM_ODT<2>	0900	32 33 102
SM_ODT3	BE16	MEM_ODT<3>	0900	32 33 102
SM_RCOMP	BL15	MEM_RCOMP	0900	
SM_RCOMP*	BK14	MEM_RCOMP L	0900	
SM_RCOMP_VOH	BK31	MEM_RCOMP_VOH	0900	
SM_RCOMP_VOL	BK31	MEM_RCOMP_VOL	0900	
SM_VREF0	AW49		0900	
SM_VREF1	AW4		0900	
DPLL_REF_CLK	B42	=NB_CLK96M DOT P	0900	22
DPLL_REF_CLK*	C42	=NB_CLK96M DOT N	0900	22
DPLL_REF_SSCLK	H48	=NB_CLK100M DPLLSS P	0900	22
DPLL_REF_SSCLK*	H47	=NB_CLK100M DPLLSS N	0900	22
PEG_CLK	K44	NB_CLK100M PCIE P	0900	7 30 105
PEG_CLK*	K45	NB_CLK100M PCIE N	0900	7 30 105
		Clk used for PEG and DMI		
DMI_RXN0	AW47	DMI_S2N N<0>	0900	7 24 101
DMI_RXN1	AW38	DMI_S2N N<1>	0900	24 101
DMI_RXN2	AW42	DMI_S2N N<2>	0900	24 101
DMI_RXN3	AW44	DMI_S2N N<3>	0900	24 101
DMI_RXP0	AW47	DMI_S2N P<0>	0900	7 24 101
DMI_RXP1	AW39	DMI_S2N P<1>	0900	24 101
DMI_RXP2	AW41	DMI_S2N P<2>	0900	24 101
DMI_RXP3	AW45	DMI_S2N P<3>	0900	24 101
DMI_TXN0	AW44	DMI_N2S N<0>	0900	7 24 101
DMI_TXN1	AW41	DMI_N2S N<1>	0900	24 101
DMI_TXN2	AW40	DMI_N2S N<2>	0900	24 101
DMI_TXN3	AW44	DMI_N2S N<3>	0900	24 101
DMI_TXP0	AW47	DMI_N2S P<0>	0900	7 24 101
DMI_TXP1	AW42	DMI_N2S P<1>	0900	24 101
DMI_TXP2	AW39	DMI_N2S P<2>	0900	24 101
DMI_TXP3	AW43	DMI_N2S P<3>	0900	24 101
GFX_VID0	E35	GFX_VID<0>	0900	22
GFX_VID1	A39	GFX_VID<1>	0900	22
GFX_VID2	C38	GFX_VID<2>	0900	22
GFX_VID3	B39	GFX_VID<3>	0900	22
GFX_VID4	B36	GFX_VID<4>	0900	22
GFX_VR_EN	E36	=GFX_VR_EN	0900	22
CL_CLK	AW49	CLINK_NB_CLK	0900	7 25 104
CL_DATA	AK50	CLINK_NB_DATA	0900	7 25 104
CL_PWROK	AW43	=NB_CLINK_MPWROK	0900	22
CL_RST*	AW49	CLINK_NB_RESET L	0900	7 25 104
CL_VREF	AW50	104NB_CLINK_VREF	0900	25 104
SDVO_CTRL_CLK	H36	SDVO_CTRLCLK	0900	22
SDVO_CTRL_DATA	E36	SDVO_CTRLDATA	0900	22
CLKREQ*	G39	NB_CLKREQ L	0900	29 30
ICH_SYNC*	G40	NB_SB_SYNC L	0900	25
TEST1	A37	NB_TEST1	0900	
TEST2	B32	NB_TEST2	0900	



NOTE: GMCH CL_PWROK input must be PWROK signal for PP3V3_S0M, PP3V3_S0MWOV, PPIV8_S3M, PPIV25_S0M, PPIV05_S0M, PPOV9_S3M and PPOV9_S0M. If ME/AMT is not used, short CL_PWROK to PWROK.

NB Misc Interfaces		
SYNC_MASTER=T9_MLB		SYNC_DATE=01/21/2007
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	NONE	SHT	16 OF 118




NB DDR2 Interfaces
 SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7229	REV. 28
	SCALE NONE	SHEET 17	OF 118



NCTF balls are Not Critical To Function
 These connections can break without impacting part performance.

21 18 6 =PPV CORE S0 NB
 1310 mA (Ext Graphics)
 1573 mA (Int Graphics)

22 21 16 6 =PP1V8 S3M MEM NB
 3300 mA (2 ch, 667MHz)
 2700 mA (2 ch, 533MHz)
 1700 mA (1 ch, 667MHz)
 1395 mA (1 ch, 533MHz)
 5 mA (standby)

22 18 =PPV CORE S0 NB GFX
 7700 mA (Int Graphics)

21 18 6 =PPV CORE S0 NB

21 18 6 =PP1V05 S0M NB VCCAXM

NB Power 1


SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	
NONE	18	118	

Current numbers from Crestline EDS, doc #21749.



D
C
B
A

D
C
B
A

NB Power 2

SYNC_MASTER=T9_MLB SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING



I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	
NONE	19	118	

Current numbers from Crestline EDS, doc #21749.



NOTE:
SANTA ROSA DESIGN GUIDE REV 1.5
P. 227-228 TABLE 95

NOTE:
SANTA ROSA DESIGN GUIDE REV 1.5
P. 227-228 TABLE 95




16 =NB_CLINK_MPWROK == TRUE VR_PWRGOOD_DELAY 7 16 70 71

VCCD_TVDAC ALSO POWERS INTERNAL THERMAL SENSORS.



NB Graphics Decoupling
 SYNC_MASTER=JAMES SYNC_DATE=10/16/06
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	118
NONE	22		



HDA	
HDA_BIT_CLK	24.000MHZ CLOCK W/INTERNAL WEAK PD
HDA_RST#	
HDA_SDIN[0-2]	INTEGRATED Pds
HDA_SDOOT	INTEGRATED PD
ACC_SYNC	INTEGRATED PD

SB Enet, Disk, FSB, LPC

SYNC_MASTER=T9_MLB_NONE SYNC_DATE=03/22/2007

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	118
NONE	23		




NOTE: GNT[0-3]# have internal 20K pull-ups enabled only when PCIRST# = 0 and PWROK = 1. If used, ensure GNT2# is not low when PWROK rises, or PCIe ports 5 & 6 will be disabled.

SB BOOT BIOS SELECT

I/F	GNT0#
LPC	1
SPI	0

NOTE: GNT0# HAS INT PU; ENABLED ONLY WHEN PCIRST#=0 AND PWROK=H
SPI_CS# HAS INT PU (NOMINAL=20K, SIMULATION=15K-35K)



SB PCI, PCIe, DMI, USB

SYNC_MASTER=T9_MLB_NOME SYNC_DATE=03/22/2007

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

D
C
B
A

D
C
B
A

8 7 6 5 4 3 2 1

8 7 6 5 4 3 2 1




U2300 ICH8M (4 OF 6)

Pin	Signal	U2300 Pin	U2300 Name
103 52	SMB_CLK	AJ26	SMBCLK
103 52	SMB_DATA	AD19	SMBDATA
103 52	TP_CLKLN WLAN RESET L	AG21	LINKALERT*
103 52	SMB_MF_CLK	AC17	SMLINK0
103 52	SMB_MF_DATA	AE19	SMLINK1
25	PM_RI L	AF17	RI*
51 50 49 7	PM_SUS_STAT L	E4	SUS_STAT*/LPCPD*
49 28 7	PM_SYSRST L	AD18	SYS_RESET*
16	PM_BMBUSY L	AG12	BMBUSY*/GPIO0
51 25 7	LINDACARD GPIO	AG22	SMBALERT*/GPIO11
		AE20	STP_PCI*/GPIO15
		AG18	STP_CPU*/GPIO25
		AH14	CLKRUN*/GPIO32
		AE12	WAKE*
		AE12	SERIRQ
	PM_THRM L	AC13	THRM*
28 7	VR_PWRGD_CLKEN	AJ20	VRMPWRGD
	TP_SB_TP7	AJ22	TP7
40 25	PCI_PME_FW L	AJ8	TACH1/GPIO1
	SB_GPIO6	AJ9	TACH2/GPIO6
		AH9	TACH3/GPIO7
		AE16	GPIO8
25	LAN_PHYPC	AC19	GPIO12
28 25	EXTGPU_RST L	AG8	TACH0/GPIO17
	SB_GPIO18	AH12	GPIO18
	TP_SB_GPIO20	AE11	GPIO20 IMP 50
	SB_SCLK	AH20	SCLK/GPIO22
	SATA_B_PWR_EN L	AH25	QRT_STATE0/GPIO27
	FWH_MFG_MODE	AD16	QRT_STATE1/GPIO28
30 29	SB_SATA_CLKREQ L	AG13	SATACLKREQ*/GPIO35
	SB_SLOAD	AE9	SLOAD/GPIO38
	SB_SDATAOUT<0>	AD11	SDATAOUT0/GPIO39
	SB_SDATAOUT<1>	AD10	SDATAOUT1/GPIO48
	SB_SPKR	AD9	SPKR INT 50
16	NB_SB_SYNC L	AE13	MCH_SYNC*
	TP_SB_TP3	AJ21	TP3 INT 50

NOTE: ICH CLPWROK input must be PWRGD signal for PP3V3_S0M, PP3V3_S0MWOL, PP1V8_S3M, PP1V25_S0M, PP1V05_S0M, PP0V9_S3M and PP0V9_S0M. If ME/AMT is not used, short CLPWROK to PWROK.

SB Pwr Mgt, GPIO, Clink
 SYNC_MASTER=TP_MLB_NOME SYNC_DATE=03/22/2007
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	118
NONE	25		



SB Decoupling

SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	
NONE	27	118	

Current numbers from ICH8M Max Power Estimates Rev 2.0, doc #610194.


RTC Power Sources




SB RTC Crystal



CPU VCORE FORCEPSI UNUSED




VRMPWRGD INVERTER



Platform Reset Connections

Unbuffered




UNUSED PCI BUS

104 24	PCI AD<0>	==	MAKE_BASE=TRUE	TP PCI AD 0
104 24	PCI AD<1>	==	MAKE_BASE=TRUE	TP PCI AD 1
104 24	PCI AD<2>	==	MAKE_BASE=TRUE	TP PCI AD 2
104 24	PCI AD<3>	==	MAKE_BASE=TRUE	TP PCI AD 3
104 24	PCI AD<4>	==	MAKE_BASE=TRUE	TP PCI AD 4
104 24	PCI AD<5>	==	MAKE_BASE=TRUE	TP PCI AD 5
104 24	PCI AD<6>	==	MAKE_BASE=TRUE	TP PCI AD 6
104 24	PCI AD<7>	==	MAKE_BASE=TRUE	TP PCI AD 7
104 24	PCI AD<8>	==	MAKE_BASE=TRUE	TP PCI AD 8
104 24	PCI AD<9>	==	MAKE_BASE=TRUE	TP PCI AD 9
104 24	PCI AD<10>	==	MAKE_BASE=TRUE	TP PCI AD 10
104 24	PCI AD<11>	==	MAKE_BASE=TRUE	TP PCI AD 11
104 24	PCI AD<12>	==	MAKE_BASE=TRUE	TP PCI AD 12
104 24	PCI AD<13>	==	MAKE_BASE=TRUE	TP PCI AD 13
104 24	PCI AD<14>	==	MAKE_BASE=TRUE	TP PCI AD 14
104 24	PCI AD<15>	==	MAKE_BASE=TRUE	TP PCI AD 15
104 24	PCI AD<16>	==	MAKE_BASE=TRUE	TP PCI AD 16
104 24	PCI AD<17>	==	MAKE_BASE=TRUE	TP PCI AD 17
104 24	PCI AD<18>	==	MAKE_BASE=TRUE	TP PCI AD 18
104 24	PCI AD<19>	==	MAKE_BASE=TRUE	TP PCI AD 19
104 24	PCI AD<20>	==	MAKE_BASE=TRUE	TP PCI AD 20
104 24	PCI AD<21>	==	MAKE_BASE=TRUE	TP PCI AD 21
104 24	PCI AD<22>	==	MAKE_BASE=TRUE	TP PCI AD 22
104 24	PCI AD<23>	==	MAKE_BASE=TRUE	TP PCI AD 23
104 24	PCI AD<24>	==	MAKE_BASE=TRUE	TP PCI AD 24
104 24	PCI AD<25>	==	MAKE_BASE=TRUE	TP PCI AD 25
104 24	PCI AD<26>	==	MAKE_BASE=TRUE	TP PCI AD 26
104 24	PCI AD<27>	==	MAKE_BASE=TRUE	TP PCI AD 27
104 24	PCI AD<28>	==	MAKE_BASE=TRUE	TP PCI AD 28
104 24	PCI AD<29>	==	MAKE_BASE=TRUE	TP PCI AD 29
104 24	PCI AD<30>	==	MAKE_BASE=TRUE	TP PCI AD 30
104 24	PCI AD<31>	==	MAKE_BASE=TRUE	TP PCI AD 31
104 24	PCI C BE L<0>	==	MAKE_BASE=TRUE	TP PCI C BE L 0
104 24	PCI C BE L<1>	==	MAKE_BASE=TRUE	TP PCI C BE L 1
104 24	PCI C BE L<2>	==	MAKE_BASE=TRUE	TP PCI C BE L 2
104 24	PCI C BE L<3>	==	MAKE_BASE=TRUE	TP PCI C BE L 3
104 24	PCI_RST_L	==	MAKE_BASE=TRUE	TP PCI_RST_L
104 24	PCI_PAR	==	MAKE_BASE=TRUE	TP PCI_PAR



NO TEST DUE TO ROUTING

24	TP LAN D2R<2>	NO_TEST=TRUE
34 24	TP CLINK WLAN DATA	NO_TEST=TRUE
104 24	PCI_SERR_L	NO_TEST=TRUE

RE-PURPOSED GPIOs




UNUSED GPIOs




SB Misc
 SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	118
NONE	28		



NEED TO CHECK CAP VALUE



- ITP&XDP FW PCI 33MHz
- R2903 Spare 33MHz
- SMC LPC 33MHz
- Spare 33MHz
- Spare 33MHz
- Linda/LPC+ 33MHz
- ICH PCI 33MHz

PGMODE for CK410M compatibility
Pull-down with 475-ohm resistor.
Internal pull-up for CK505 mode.

CK505: Pin 2 = CKPWRGD/PD#
CK410: Pin 2 = VTT_PWRGD# / PD

FS_C	FS_B	FS_A	CPU MHz
0	0	0	(266.6)
0	0	1	133.3
0	1	0	200.0
0	1	1	166.6
1	0	0	(333.3)
1	0	1	100.0
1	1	0	(400.0)
1	1	1	RSVD

(Only 100-200MHz supported by SLG8LP536 and CY28545-5)

FCT_SEL	PIN 6	PIN 7	PIN 10	PIN 11	
0	DOT_96+	DOT_96-	LCD_CLK+	LCD_CLK-	(For Internal Graphics)
1	27M	27M w/SS	SRC_0+	SRC_0-	(For External Graphics)

One 0.1uF per power pin (place at pin).
One 10uF cap per rail.

- From ICH
- CPU Host Clock (FSB/4)
- GMCH Host Clock (FSB/4)
- ITP/XDP Host Clock (FSB/4)
- GMCH Display PLL B 100MHz (Int GFX)
- GPU PCIe 100MHz (Ext GFX)
- ICH DMI/PCIe 100MHz
- ExpressCard / Spare 100MHz
- ICH SATA 100MHz
- GMCH DMI/PCIe 100MHz
- PCIe Mini Card (AirPort) 100MHz
- Spare 100MHz
- Yukon PCIe 100MHz
- GMCH Display PLL A 96MHz (Int GFX)
- (Or 27MHz Spread & Non-Spread for Ext GFX)
- From ICH
- ICH USB/Audio 48MHz
- ICH SIO/LPC/REF 14.318MHz
- Spare 14.318MHz

NOTE:
SYNCED FROM T9_MLB_NOME
ADDED 475-OHM RESISTOR TO NB_CLKREQ_L PER INTEL
DELETED RES AFTER INTEL SAID IT'S NOT NEEDED!

Clock (CK505)

SYNC_MASTER=JAMES SYNC_DATE=11/27/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	118
NONE	29		

CLK Termination




(Note: HOST/SRC/GFX clock termination kept on T9 for Cypress CY28545-5 compatibility)

CK505 Configuration Straps

FCT_SEL (GFX clock select)



FS_A, FS_B, FS_C (Host clock freq select)




FS_C	FS_B	FS_A	CPU MHz
0	0	0	(266.6)
0	0	1	133.3
0	1	0	200.0
0	1	1	166.6
1	0	0	(333.3)
1	0	1	100.0
1	1	0	(400.0)
1	1	1	RSVD



NO STUFF R3082, R3086 & R3090 for manual CPU clk frequency.

CLKREQ Controls

Silego SL8GLP537 has internal PULL-UPS ON ALL CLKREQ# PINS?



Unused Clocks



Clock Termination

SYNC_MASTER=JAMES SYNC_DATE=10/18/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	118
NONE	30		


Page Notes

Power aliases required by this page:
 - =PP1V8_S3_MEM
 - =PP0V9_S3_MEM_VREF
 - =PPSPD_S0_MEM (2.5V - 3.3V)

Signal aliases required by this page:
 - =I2C_MEM_SCL
 - =I2C_MEM_SDA

BOM options provided by this page:
 (NONE)

NOTE: This page does not supply VREF.
 The reference voltage must be provided by another page.




Page Notes

Power aliases required by this page:
 - =PP1V8_S3_MEM
 - =PP0V9_S3_MEM_VREF
 - =PPSPD_S0_MEM (2.5V - 3.3V)


Signal aliases required by this page:
 - =I2C_MEM_SCL
 - =I2C_MEM_SDA

BOM options provided by this page:
 (NONE)

NOTE: This page does not supply VREF.
 The reference voltage must be provided by another page.



DDR2 Bypass Caps (For return current)




DDR2 SO-DIMM Connector B
 SYNC_MASTER=JAMES SYNC_DATE=10/17/06

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	
NONE	32	118	

One cap for each side of every RPAK, one cap for every two discrete resistors
 Ensure CS_L and ODT resistors are close to SO-DIMM connector



Memory Active Termination
 SYNC_MASTER=JAMES SYNC_DATE=12/04/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT OF		
NONE	33 OF		118



3.3V S3 CURRENT	D0-D2, D3HOT	D3COLD
MAX. CONT.	1100MA	250MA
MAX. PEAK	2750MA	2750MA
1.5V CURRENT	375MA	N/A
MAX. CONT.	500MA	N/A
MAX. PEAK		

NOTE: CURRENT DATA PER 5/16/2005 PCIE MINI CEM ECN

STANDOFF FOR J3400



CLINK WLAN CLK == TP CLINK WLAN CLK MAKE_BASE=TRUE 25
 CLINK WLAN DATA == TP CLINK WLAN DATA MAKE_BASE=TRUE 25 28
 CLINK WLAN RESET L == TP CLINK WLAN RESET L MAKE_BASE=TRUE 25

PCI-E MiniCard Connector
 SYNC_MASTER=DOUG SYNC_DATE=10/30/2006

NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT		OF
NONE	34		118

Page Notes


Power aliases required by this page:
 - =PP3V3_ENET_PHY (EC / Ultra)
 - =PP1V9R2V5_ENET_PHY (2.5V / 1.8V)
 - =YUKON_EC_PP2V5_ENET (2.5V / GND)
 - =PP1V2_ENET_PHY

Signal aliases required by this page:
 - =ENET_CLKREQ_L (NC/TP for Yukon EC)
 - =ENET_VMAIN_AVLBLE (See note by pin)

BOM options provided by this page:
 YUKON_EC - Selects Yukon EC RSET value.
 YUKON_ULTRA - Selects Yukon Ultra RSET.

NOTE: See bottom of page for instructions for dual Yukon EC / Yukon Ultra schematic support.

PHY	Yukon EC	Yukon Ultra
=PP1V2_ENET_PHY	No link: 171 mA 10 Mbps: 179 mA 100 Mbps: 203 mA 1000 Mbps: 426 mA	No link: 130 mA 10 Mbps: 130 mA 100 Mbps: 150 mA 1000 Mbps: 290 mA
=PP3V3_ENET_PHY	No link: 4 mA 10 Mbps: 4 mA 100 Mbps: 4 mA 1000 Mbps: 4 mA	No link: 60 mA 10 Mbps: 70 mA 100 Mbps: 70 mA 1000 Mbps: 80 mA
=PP1V9R2V5_ENET_PHY	No link: 82 mA 10 Mbps: 108 mA 100 Mbps: 126 mA 1000 Mbps: 218 mA	No link: 0 mA 10 Mbps: 30 mA 100 Mbps: 40 mA 1000 Mbps: 150 mA



PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
338S0386	1	IC, 88E8058, GIGABIT ENET XCVR, 64P QFN	U3700	CRITICAL	YUKON_ULTRA
341S2060	1	IC, FLASH, 88E8058 ETHERNET VPD, IIC, S08	U3780	CRITICAL	YUKON_ULTRA
338S0270	1	IC, 88E8058, GIGABIT ENET XCVR, 64P QFN	U3700	CRITICAL	YUKON_EC
341S1797	1	IC, EPROM, SERIAL IIC, 8KBIT, S08	U3780	CRITICAL	YUKON_EC
114S0285	1	RES, 4.87K, 1%, 1/16W, 0402, LF	R3760		YUKON_EC

To support Yukon EC and Ultra on the same board:

- ALIAS =YUKON_EC_PP2V5_ENET TO PP1V9R2V5_ENET_PHY_AVDD, ADD 1X 0.1UF AND 1X 0.001UF CAPS
- USE 0-OHM RESISTORS OR VARIABLE SUPPLY TO PROVIDE 1.8V OR 2.5V TO =PP1V9R2V5_ENET_PHY and magnetics. Can also use BCP69T1 connected to CTRL18 pin 4 for internal VR.
- Connect =ENET_CLKREQ_L to clock generator via 0-ohm resistor (BOMOPTION: YUKON_ULTRA)
- Use YUKON_EC and YUKON_ULTRA BOMOPTIONS to select stuffed part

Ethernet (Yukon)


SYNC_MASTER=DOUG SYNC_DATE=11/08/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

YUKON 1.9/2.5 RAIL SUPPLY




YUKON EC / YUKON ULTRA SUPPORT



PLACEMENT_NOTE=PLACE C3890 CLOSE TO U3700 PIN 51
 PLACEMENT_NOTE=PLACE C3891 CLOSE TO U3700 PIN 57

YUKON 1.2 RAIL SUPPLY




YUKON T9 ALIASES

- 37 TP_YUKON_CTRL18 = ENET_CTRL19R25
- 38 TP_YUKON_CTRL12 = ENET_CTRL12
- 37 =ENET_VMAIN_AVLBL = =PP3V3_S0_ENET

YUKON/ULTRA SUPPORT
 SYNC_MASTER=DOUG SYNC_DATE=(10/02/2006)
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT		OF
NONE	38		118



NOTE: N AND P SWAPPED FOR ROUTING!!!

NOTE: PLACE CLOSE TO CONNECTOR

ETHERNET CONNECTOR
 SYNC_MASTER=DOUG SYNC_DATE=11/06/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	
NONE	39	118	

104 37 PP1V9R2V5_ENET_PHY_AVDD

R3900

C3900

C3901

CRITICAL

T3900

LFE9245A-AP

SYM (2 OF 2)

J3900

RJ45-M72

F-ANG-TH

9

GND_CHASSIS_ENET 39

C3910

0.001uF

GND_CHASSIS_ENET 39

38 6 =PP3V3_S3_ENET

R3901

R3902

R3903

R3904

LED4300_1

LED4301_1

LED4302_1

LED4303_1

LED3900

LED3901

LED3902

LED3903

ENET_LED_ACT_L

MAKE_BASE=TRUE

ENET_LED_LINK100_L


MAKE_BASE=TRUE

ENET_LED_LINK1000_L

MAKE_BASE=TRUE

ENET_LED_LINK_L

MAKE_BASE=TRUE



LAYOUT NOTE: PLACE C4010, C4011 CLOSE TO SOUTHBRIDGE(U2300)

LAYOUT NOTE: PLACE C4020, C4021 CLOSE TO FW643(U4000)

LAYOUT NOTE: PLACE Y4000 WITHIN 1.27CM OF XO/XI PINS

FW: 1394B CONTROLLER
 SYNC_MASTER=M78_MLB SYNC_DATE=12/15/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT 40 OF 118		
NONE			


D

C


B

A


FW643 1.0V GENERATION




1394 PHY DATA/STROBE OPTIONS



FW643 DECOUPLING



FW 3.3V FILTERING




FW PCIE ALIASES

24	TP_PCIE_FW_R2D_C_N	PCIE_FW_R2D_C_N	40 104
		MAKE_BASE=TRUE	
24	TP_PCIE_FW_R2D_C_P	PCIE_FW_R2D_C_P	40 104
		MAKE_BASE=TRUE	
104 40 7	PCIE_FW_D2R_N	TP_PCIE_FW_D2R_N	24
		MAKE_BASE=TRUE	
104 40 7	PCIE_FW_D2R_P	TP_PCIE_FW_D2R_P	24
		MAKE_BASE=TRUE	

FW: 1394B MISC
 SYNC_MASTER=DOUG SYNC_DATE=10/10/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	42 OF	118
NONE			



Termination
Place close to FireWire PHY

3rd TPA/TPB pair unused

ESD Rail

"Snapback" & "Late VG" Protection

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
15580232	15580289		FL4300, FL4310	40REGINAL TOKO CHOKE

FIREWIRE CONNECTORS
 SYNC_MASTER=DOUG SYNC_DATE=10/10/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	NONE	SHT	43 OF 118

12 VOLTS
7 WATTS MAX PER PORT

[LATE VG NOTES]
CURRENT THROUGH THE BIAS RESISTOR SHOULD BE 5MA FOR A VOLTAGE DROP TO 2.2V IT IS 2.2V INSTEAD OF 2.7V BECAUSE THE SNAPBACK ESD DIODES HAVE A .5V DROP

D

D

C

C


B

B


A

A

SATA Port A




SATA Activity LED



UNUSED SATA PORTS




ICH SATA Support



SATA Connectors
 SYNC_MASTER=DOUG SYNC_DATE=10/10/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT		OF
NONE	45		118

USB/SMC DEBUG MUX



UNUSED EXTERNAL USB PORT(S)

103 24 USB_EXTD_N == TP USB_EXTD_N
MAKE_BASE=TRUE
SB HAS INTERNAL 15K PULL-DOWNS

103 24 USB_EXTD_P == TP USB_EXTD_P
MAKE_BASE=TRUE

PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
155S0232	155S0289		ALL	ORIGINAL TOKO CHOKE

EXTERNAL USB CONNECTORS

SYNC_MASTER=DOUG SYNC_DATE=12/11/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART


APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	
NONE	46	118	

CAMERA POWER FILTERING




LAYOUT NOTE:
PLACE C4700, C4701 & L4700
NEAR J4700 PINS 4 AND 5 IN THE
ORDER LISTED, AND NOT ON
BOTH SIDES OF THE PIN.


M13D (Bluetooth) Connector



CAMERA CONNECTOR



UNUSED INTERNAL USB PORTS



Internal USB Connections




SYNC_MASTER=M78_MLB SYNC_DATE=12/15/2006

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT		OF
NONE	47		118

NOTE: Unused pins have "SMC_Pxx" names. Unused pins designed as outputs can be left floating, those designated as inputs require pull-ups.




NOTE: SMS Interrupt can be active high or low, rename net accordingly. If SMS interrupt is not used, pull up to SMC rail.



SMC
 SYNC_MASTER=T9_MLB_NAME SYNC_DATE=12/15/2006
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	NONE	SHT	49 OF 118

SMC Reset Button / Brownout Detect




SILK_PART=SMC RESET

POWER BUTTON

SILK_PART=PWR BTN


J5010

53398-0276




SILK_PART=SYS POWER

SMC Crystal Circuit




SMC AVREF Supply



PART NUMBER	ALTERNATE FOR PART NUMBER	BOM OPTION	REF DES	COMMENTS
35381381	35381278		ALL	Interim1 ISL60002-33

ILED = 20 MA
 IREF = 5 MA @ 12V
 VBASE = VMAX LED = 4V*2 = 8
 BETA APPROX 150
 VBESAT APPROX 0.75 V

SYSTEM (SLEEP) LED CIRCUITS



CURRENT MIRROR SUPPORTS UP TO 2 LEDS @ 12V
 BOOST CIRCUIT UP TO 3 LEDS ON LGP


UNUSED TP/NC ALIASES

- SMC_BATT_ISET == NC SMC_BATT_ISET NO_TEST=TRUE
- SMC_SYS_ISET == NC SMC_SYS_ISET NO_TEST=TRUE
- SMC_BATT_VSET == NC SMC_BATT_VSET NO_TEST=TRUE
- SMC_SYS_VSET == NC SMC_SYS_VSET NO_TEST=TRUE
- SMC_BATT_TRICKLE_EN_L == NC SMC_BATT_TRICKLE_EN_L
- SMC_BATT_CHG_EN == NC SMC_BATT_CHG_EN
- SMS_X_AXIS == NC SMS_X_AXIS NO_TEST=TRUE
- SMS_Y_AXIS == NC SMS_Y_AXIS NO_TEST=TRUE
- SMS_Z_AXIS == NC SMS_Z_AXIS NO_TEST=TRUE
- ALS_GAIN == NC ALS_GAIN NO_TEST=TRUE
- ALS_LEFT == TP ALS_LEFT
- SMC_P14 == TP SMC_P14
- SMC_P20 == TP SMC_P20
- SMC_P21 == TP SMC_P21
- SMC_P22 == TP SMC_P22
- SMC_P23 == TP SMC_P23
- SMC_P26 == TP SMC_P26
- SMC_P27 == TP SMC_P27
- SMC_P43 == TP SMC_P43
- SMC_P44 == TP SMC_P44
- SMC_P45 == TP SMC_P45
- SMC_P62 == TP SMC_P62
- SMC_P63 == TP SMC_P63
- SMC_P64 == TP SMC_P64
- SMC_P81 == TP SMC_P81
- SMC_PP0 == TP SMC_PP0
- SMC_PP1 == TP SMC_PP1
- SMC_FAN_3_CTL == TP SMC_FAN_3_CTL
- SMC_FAN_3_TACH == TP SMC_FAN_3_TACH
- SMC_PM_G2_EN == TP SMC_PM_G2_EN
- SMC_ADAPTER_EN == TP SMC_ADAPTER_EN
- SMC_SYS_KBDLED == TP SMC_SYS_KBDLED
- SMC_EXCARD_PWR_EN == TP SMC_EXCARD_PWR_EN
- SMC_RSTGATE_L == TP SMC_RSTGATE_L
- SMS_ONOFF_L == TP SMS_ONOFF_L
- SMC_P46 == TP SMC_P46

UNUSED SENSORS

- SMC_NB_1V8_ISENSE == NC SMC_NB_1V8_ISENSE NO_TEST=TRUE
- SMC_NB_CORE_ISENSE == NC SMC_NB_CORE_ISENSE NO_TEST=TRUE
- SMC_DCIN_ISENSE == UNUSED SMC SENSE
- SMC_PBUS_VSENSE == UNUSED SMC SENSE
- SMC_BATT_ISENSE == UNUSED SMC SENSE
- SMC_NB_1V25_ISENSE == UNUSED SMC SENSE

SMC FSB to 3.3V Level Shifting



MISC. SIGNAL ALIASES


- _SMC_ANALOG_ID == ACDC_TEMP
- SMC_SUS_CLK == SUS_CLK_SB
- PM_LAN_PWRGD == ALL_SYS_PWRGD

- SMC_ONOFF_L == R5032 10K
- SMC_LID == R5033 100K
- SMC_PWE == R5034 10K
- SMC_TX_L == R5035 10K
- SMC_RX_L == R5036 100K
- SYS_ONEWIRE == R5037 2.0K
- SMC_BS_ALERT_L == R5038 100K
- SMC_TMS == R5039 10K
- SMC_TDO == R5040 10K
- SMC_TDI == R5041 10K
- SMC_TCK == R5042 10K
- SMC_EXCARD_OC_L == R5043 10K
- SMC_PF3 == R5080 10K
- SMC_PH4 == R5082 10K
- SMC_BC_ACLK == R5047 10K
- SMC_ODD_DETECT == R5087 10K
- SMC_PA0 == R5096 10K
- SMC_PA1 == R5090 10K
- SMC_PB0 == R5091 10K
- SMC_SMS_INT == SMC_SMS_INT
- SMC_P67 == R5092 10K
- SMC_PG0 == R5093 10K
- UNUSED_SMC_SENSE == R5086 10K
- SMC_CASE_OPEN == R5046 10K
- SMC_EXCARD_CP == R5048 10K
- PM_SUS_STAT_L == R5083 100K
- PM_SLP_S5_L == R5084 100K
- ISENSE_CAL_EN == R5088 100K

SILK_PART=SIL

J5050

53398-0276




SMC Support

SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHEET	OF	
NONE	50	118	



LPC+ Connector

FWH_INIT_L Generation






LPC+ Debug Connector
 SYNC_MASTER=T9_MLB_NAME SYNC_DATE=03/22/2007
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	
NONE	51	118	

ICH8-M SMBus Connections



SMC "0" SMBus Connections

SMC "A" SMBus Connections





SMC "B" SMBus Connections

UNUSED SMC "BATTERY A" SMBUS CONNECTIONS




UNUSED SMC "MANAGEMENT" SMBUS CONNECTIONS




SMBUS CONNECTIONS
 SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	REV.
NONE	52	118	


CPU Voltage Sense / Filter




MXM PWRSRC VOLTAGE SENSE
(SCALING 12V INPUT VOLTAGE TO SMC)



CPU SUPPLY POWER SENSE FILTER




MXM PWRSRC (GPU CORE & MEM) CURRENT SENSE



CPU POWER SENSE CALIBRATION CIRCUIT

Switches in fixed load on power supplies to calibrate current sense circuits



M78 SET FOR APPROX 3V AT 5A ON PWRSRC
 MXM-HE CAN GO TO 16A, BUT M78
 CARDS TARGET MAX 55W AT 12V

SCALE	COUNT	SCALE	COUNT
1.6461 A/V	.005309969 A/COUNT	1.3289 A/V	.004286786 A/COUNT
ADC IS 10BIT 0 TO 1023 0 TO 3.3V		ADC IS 10BIT 0 TO 1023 0 TO 3.3V	

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	BOB OPTION
11480264	1	RES, 3.01K, 1%, 402	R5351	20_INCH_LCD
11480254	1	RES, 2.43K, 1%, 402	R5351	24_INCH_LCD


Current & Voltage Sensing
 SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT		OF
NONE	53		118


8 7 6 5 4 3 2 1

D D


AMBIENT TEMP SENSOR



CPU T-Diode Thermal Sensor




UNUSED NB THERMAL SENSORS





REMOTE THERMAL SENSORS (HEATSINKS AND DISKS)

PLACE ALL CAPS NEAR U5500

PLACE DISK SENSOR CONNS BOTTOM SIDE



PLACE HSK SENSOR CONN. TOP SIDE NEAR GPU OR CPU



PLACE ALL SHORTS AS CLOSE TO U5500 AS POSSIBLE
ROUTE DIODE SIGNALS AS DIFF PAIRS


TO HELP POWER DELIVERY
74 73 7 6_PFMCH_CORE_S0

Thermal Sensors		
SYNC_MASTER=DAVE_MASTER	SYNC_DATE=N/A	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	118
NONE	55		

8 7 6 5 4 3 2 1

A A



HD AND OD FAN

SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT OF		
NONE	56 OF		118



Preliminary

CPU FAN

SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE


II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT OF		
NONE	57 OF		118




ANALOG ALS & IR



ALS Support
 SYNC_MASTER=DAVE_MASTER SYNC_DATE=N/A
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	
NONE	58	118	



SPI BootROM

SYNC_MASTER=T9_MLB_NONE SYNC_DATE=03/22/2007


NOTICE OF PROPRIETARY PROPERTY






THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT OF		
NONE	61 OF 118		



POWER SEQUENCING BLOCK DIAGRAM

SYNC_MASTER=MARK SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT		OF
NONE	69		118



PGOOD Comparators

PWROK Sequencing


1.05V/MCH_CORE S0 RUN/SS CONTROL

1.25V S0 RUN/SS CONTROL

1.5V S0 RUN/SS CONTROL

PGOOD and Power Sequencing
 SYNC_MASTER=MARK SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHEET		OF
NONE	70		118



These caps are for Q7100

These caps are for Q7102

LAYOUT NOTE:
Place R7126 in hot spot of reg circuit.

LAYOUT NOTE:
PLACE R7108 CLOSE TO RBIAS PIN

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0330	1	RES,MTL FILM,1/16W,14.7K,1.0402,SMD,LF	R7116		HIGH_TDP
114S0324	1	RES,MTL FILM,1/16W,12.7K,1.0402,SMD,LF	R7116		LOW_TDP

TO SUPPORT LOW TDP MEROM AND HIGH TDP MEROM ON SAME BOARD:

- 35W TDP: 55A CONTINUOUS CURRENT
SET R7116 TO 12.7K; OC TRIP POINT OF 60.5A
- 55W TDP: 64A CONTINUOUS CURRENT
SET R7116 TO 14.7K; OC TRIP POINT OF 70.0A

DPRSLPVR	DPRSTP*	PSI*	Operation	Mode
0	1	1	3/2-PHASE	CCM
0	1	0	2/1-PHASE	CCM
1	0	1	3/2-PHASE	DCM
1	0	0	2/1-PHASE	DCM


IMVP6 CPU VCore Regulator

SYNC_MASTER=MARK SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	
NONE	71	118	

IMVP6 CPU VCORE REGULATOR



72	71	IMVP6_PWM3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	414
108	72	IMVP6_PHASE3	MIN_LINE_WIDTH=1.5 MM	MIN_NECK_WIDTH=0.25 MM	420
72	72	IMVP6_BOOT3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	424
72	72	IMVP6_UGATE3	MIN_LINE_WIDTH=0.5 MM	MIN_NECK_WIDTH=0.25 MM	428
72	72	IMVP6_LGATE3	MIN_LINE_WIDTH=0.5 MM	MIN_NECK_WIDTH=0.25 MM	432
72	71	IMVP6_ISEN3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	436
72	72	IMVP6_VSUM3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	440
72	72	IMVP6_VO3	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	444
72	72	IMVP6_BOOT3_RC	MIN_LINE_WIDTH=0.25 MM	MIN_NECK_WIDTH=0.25 MM	448

IMVP6 3RD PHASE

SYNC_MASTER=MARK SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	
NONE	72	118	


1.5V S0 & 1.05V SO RAILS



1.5V S0
M72/78
POWER BUDGET
PEAK=2.77A
AVE=2.45A

1.05V S0
M72/M78
POWER BUDGET
PEAK=3.43A
AVE=3.03A


PLANE SHORTING RESISTORS



1.5V / 1.05V SUPPLIES
 SYNC_MASTER=MARK SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	73 OF	118
NONE			

1.25V S0 & MCH CORE RAILS



1.25V S0
M72/78
POWER BUDGET
PEAK=2.54A
AVE=2.01A

MCH CORE S0
M72/78
POWER BUDGET
CR_STD:
PEAK=10.1A
AVE=7.12A
CR_E:
PEAK=10.3A
AVE=6.31A

PART NUMBER	QTY	DESCRIPTION	REFERENCE DES	CRITICAL	BOM OPTION
114S0342	1	RES.MTL FILM,1/16W,19.6K,1,0402,SMD,LF	R7491		CR_STD
114S0309	1	RES.MTL FILM,1/16W,8.66K,1,0402,SMD,LF	R7491		CR_E

1.25V / MCH CORE SUPPLIES

SYNC_MASTER=MARK SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING


I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT


III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	NONE	SHT	74 OF 118

1.8V S3 / MEM VTT RAILS




DDR2 Vtt Regulator



1.8V S3 / 0.9V S0 SUPPLIES
 SYNC_MASTER=MARK SYNC_DATE=N/A
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	118
NONE	75		

5V S5 & 3.3V S3 RAILS



3.3V S3
M72/M78
POWER BUDGET
PEAK=6.06A
AVE=3.06A

5V S5
M72/M78
POWER BUDGET
M72 PEAK=12.0A
M72 AVE=6.83A
M78 PEAK=8.91A
M78 AVE=5.33A

5V S5 / 3.3V S3 SUPPLIES


SYNC_MASTER=MARK SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY


THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING:
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	118
NONE	76		

3.3V S5 RAIL



2.5V S0 RAIL




State	Manageability	SMC_PM_G2_ENABLE	PM_S4_STATE_L	PM_SLP_S3_L	PM_SLP_S4_L	PM_SLP_M_L
Run (S0/M0)	N/A	1	1	1	1	1
Sleep (S3/M1)	On	1	1	0	1	1
Soft-Off (S5/M1)	On	1	0	0	1	1
Sleep (S3/M-Off)	Off	1	1	0	1	0
Soft-Off (S5/M-Off)	Off	1	0	0	0	0
Battery Off (G3Hot)	N/A	0	0	0	0	0

3.3V / 2.5V POWER SUPPLIES
 SYNC_MASTER=MARK SYNC_DATE=N/A
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.

SIZE	DRAWING NUMBER	REV.
D	051-7229	28
SCALE	SHT	OF
NONE	77	118



	I	Rds (on)	Vgs +/-
IRF7410	13A	7mOHM	8V
IRF7413	9.6A	18mOHM	20V
FDS4435	8.8A	35mOHM	25V
IRF7406	5.8A	70mOHM	20V
IRF6402	3.7A	65mOHM	12V
SI2302	1.6A	115mOHM	8V

S3 & S0 FETs

SYNC_MASTER=MARK SYNC_DATE=N/A

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE D	DRAWING NUMBER 051-7229	REV. 28
	SCALE NONE	SHEET 78	OF 118

Page Notes

Power aliases required by this page:
 - =PP12V_S0_MXM
 - =PP5V_S0_MXM
 - =PP1V8_S0_MXM

Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 (NONE)



Note: PCI-E Lanes are reversed to untangle routes
 Need to stuff config strap using BOM option NBCFG_PEG_REVERSE
 Polarity is also inverted (Tx+ goes to Rx-) to untangle routes

MXM SPEC POWER REQUIREMENTS

(NOT NECESSARILY THE SAME FOR EVERY MODULE)

VOLTAGE	CURRENT	POWER
3V3	1.5 A	4.95 W
5V	0.5 A	2.5 W
2V5	0.5 A	1.25 W
1V8	3.5 A	6.3 W
PWR (12V)	UP TO 4 A	PLATFORM DEPENDENT

APPLE P/N: 516S0562



(FOR ROUTING EASE ON M72/M78
 (POLARITY REVERSED FOR LANES 4,7,14)

(FOR ROUTING EASE ON M72/M78
 (POLARITY REVERSED FOR LANES 0-2)

MXM PCI-E & PWR
 SYNC_MASTER=M78_MLB SYNC_DATE=11/01/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	
NONE	84	118	

Page Notes

Power aliases required by this page:
 - =PP3V3_S0_MXM
 - =PP2V5_S0_MXM

Signal aliases required by this page:
 - =SMB_GPU_THRM_DATA
 - =SMB_GPU_THRM_CLK



BOM options provided by this page:
 24_INCH_LCD

MXM SPEC POWER REQUIREMENTS
 (NOT NECESSARILY THE SAME FOR EVERY MODULE)



VOLTAGE	CURRENT	POWER
3V3	1.5 A	4.95 W
5V	0.5 A	2.5 W
2V5	0.5 A	1.25 W
1V8	3.5 A	6.3 W
PWR (12V)	UP TO 4 A	PLATFORM DEPENDENT

MXM SYSTEM INFORMATION ROM

PLACE CLOSE TO J8400



INPUT ENABLES HDMI FOR NVIDIA CARDS
 REMOVE THESE RESISTORS IN PROTO 2
 IF THIS PIN CONFIRMED TO BE USED
 FOR MXM_SPDIF IN



MXM I/O	
SYNC_MASTER=M78_MLB	SYNC_DATE=11/01/2006
NOTICE OF PROPRIETARY PROPERTY	
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING	
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE	
II NOT TO REPRODUCE OR COPY IT	
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART	

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	85	OF 118
NONE			

Page Notes

Power aliases required by this page:
 - =PPV_S0_LCD_24INCH
 - =PPV_S0_LCD_20INCH
 - =PP3V3_S0_VIDEO


Signal aliases required by this page:
 (NONE)

BOM options provided by this page:
 20_INCH_LCD, 24_INCH_LCD

LCD (LVDS) INTERFACE

INVERTER INTERFACE

INVERTER CONNECTOR INCORPORATED INTO AC/DC CONNECTOR




PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
116S0114	1	RES,100K,5%,0402	R9099		24_INCH_LCD
116S0004	1	RES,0,5%,0402	R9099		20_INCH_LCD

CRITICAL
SDF9000
 STDOFF-3MMOD4.6MMH-1.35-TH

516S0241
 CRITICAL
J9002
 53307-3072
 P-ST-SM

CRITICAL
SDF9001
 STDOFF-3MMOD4.6MMH-1.35-TH

Panel has 4.7K DDC pull-ups
 MXM also has 2.2K pull-ups




INTERNAL DISPLAY CONNS

SYNC_MASTER=M78_MLB SYNC_DATE=11/01/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	
NONE	90	118	



ANALOG FILTERING
PLACE CLOSE TO CONNECTOR

PLACE R9760 & R9761 CLOSE TO DVI CONNECTOR


VIDEO_MUX_SEL	OUT
1	CRT
0	TV

PLACE U9120 NEAR GMCH

PART#	QTY	DESCRIPTION	REFERENCE DESIGNATOR(S)	CRITICAL	BOM OPTION
353S1700	1	QUAD SPST HIGH-BANDWIDTH VIDEO SWITCH, LOW ON-RES	U9130	CRITICAL	

Analog Video Support
 SYNC_MASTER=M78_MLB SYNC_DATE=11/01/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT		OF
NONE	91		118



DVI DDC CURRENT LIMIT DVI INTERFACE
(55mA requirement per DVI spec)

PLACE CLOSE TO MINI-DVI CONNECTOR
3V LEVEL SHIFTERS


DON'T USE M51 SPECIFIC: 514S0129
APPLE PN: 514S0167

FOR IMAGE PLANE, THE SHELL PINS OF THE CONNECTOR
ARE ALIASED DIRECTLY TO DIGITAL GROUND.
IF CAPS ARE NECESSARY LATER, THEY SHOULD
BE ADDED TO THE PAGE WHERE SIGNAL
=GND_CHASSIS_DVI IS CONNECTED

External Display Conns
SYNC_MASTER=M78_MLB SYNC_DATE=11/01/2006

NOTICE OF PROPRIETARY PROPERTY
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY
PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR
AGREES TO THE FOLLOWING
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
II NOT TO REPRODUCE OR COPY IT
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	NONE	SHT	94 OF 118



MLB: AUDIO CONNECTOR
 SYNC_MASTER=DEREK SYNC_DATE=1/26/2007
 NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	98 OF 118	
NONE			

FSB (Front-Side Bus) Constraints

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
FSB_DSTB_55S	*	=1:1_DIFFPAIR	=55_OHM_SE	=55_OHM_SE	=55_OHM_SE	=1:1_DIFFPAIR	=1:1_DIFFPAIR

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
FSB_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FSB_ADDR	*	*	SPACING_0.2MM
FSB_ADSTB	*	*	SPACING_0.3MM
FSB_DATA	*	*	SPACING_0.2MM
FSB_DSTB	*	*	SPACING_0.3MM
FSB_COMMON	*	*	SPACING_0.2MM

All FSB signals with impedance requirements are 55-ohm single-ended. Worst-case spacing is 2:1 within Addr bus, with 3:1 spacing to the ADSTBs. Worst-case spacing is 2:1 within Data bus, with 3:1 spacing to the DSTBs. DSTB complementary pairs are spaced 1:1 and routed as differential pairs.

Design Guide recommends each strobe/signal group is routed on the same layer. Design Guide recommends FSB signals be routed only on internal layers.

NOTE: Design Guide does not indicate FSB spacing to other signals, assumed 3:1. NOTE: Design Guide allows closer spacing if signal lengths can be shortened.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.2 & 4.3

CPU Signal Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
CPU_55S	*	55_OHM_SE
CPU_27P4S	*	27P4_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CPU_2T01	*	*	SPACING_0.2MM
CPU_COMP	*	*	SPACING_0.6MM
CPU_GTLREF	*	*	SPACING_0.6MM
CPU_ITP	*	*	SPACING_0.2MM
CPU_VCCSENSE	*	*	SPACING_0.6MM

NOTE: 7 mil gap is for VCCSense pair, which Intel says to route with 7 mil spacing without specifying a target differential impedance.

DG recommends at least 25 mils, >50 mils preferred

Most CPU signals with impedance requirements are 55-ohm single-ended. Some signals require 27.4-ohm single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 0.9 (#20517), Sections 4.4 & 5.8.2.4

CPU / FSB Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	SPACING	NET_TYPE	NET_NAME	NET_LENGTH
FSB_COMMON	FSB_55S	FSB_COMMON	FSB	FSB_ADS L	10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB	FSB_BNR L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB	FSB_BPRI L	10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB	FSB_BREQ0 L	7 10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB	FSB_DBSY L	7 10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB	FSB_DEFER L	10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB	FSB_DPWR L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB	FSB_DRY L	10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB	FSB_HIT L	7 10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB	FSB_HITM L	7 10 14
FSB_COMMON_PP	FSB_55S	FSB_COMMON	FSB	FSB_LOCK L	7 10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB	FSB_RS L<2..0>	10 14
FSB_COMMON	FSB_55S	FSB_COMMON	FSB	FSB_TRDY L	10 14
FSB_CPURST_L	FSB_55S	FSB_COMMON	FSB	FSB_CPURST L	7 10 13 14
FSB_DATA_GROUP0	FSB_55S	FSB_DATA	FSB	FSB D L<15..1>	10 14
FSB_DATA_GROUP0_PP	FSB_55S	FSB_DATA	FSB	FSB D L<0>	7 10 14
FSB_DATA_GROUP0_PP	FSB_55S	FSB_DATA	FSB	FSB DINV L<0>	7 10 14
FSB_DSTR0	FSB_DSTR_55S	FSB_DSTR	FSB	FSB_DSTB L P<0>	7 10 14
FSB_DSTR0	FSB_DSTR_55S	FSB_DSTR	FSB	FSB_DSTB L N<0>	7 10 14
FSB_DATA_GROUP1	FSB_55S	FSB_DATA	FSB	FSB D L<31..17>	10 14
FSB_DATA_GROUP1_PP	FSB_55S	FSB_DATA	FSB	FSB D L<16>	7 10 14
FSB_DATA_GROUP1_PP	FSB_55S	FSB_DATA	FSB	FSB DINV L<1>	7 10 14
FSB_DSTR1	FSB_DSTR_55S	FSB_DSTR	FSB	FSB_DSTB L P<1>	7 10 14
FSB_DSTR1	FSB_DSTR_55S	FSB_DSTR	FSB	FSB_DSTB L N<1>	7 10 14
FSB_DATA_GROUP2	FSB_55S	FSB_DATA	FSB	FSB D L<47..42>	10 14
FSB_DATA_GROUP2_PP	FSB_55S	FSB_DATA	FSB	FSB D L<41>	7 10 14
FSB_DATA_GROUP2_PP	FSB_55S	FSB_DATA	FSB	FSB D L<40..32>	10 14
FSB_DATA_GROUP2_PP	FSB_55S	FSB_DATA	FSB	FSB DINV L<2>	7 10 14
FSB_DSTR2	FSB_DSTR_55S	FSB_DSTR	FSB	FSB_DSTB L P<2>	7 10 14
FSB_DSTR2	FSB_DSTR_55S	FSB_DSTR	FSB	FSB_DSTB L N<2>	7 10 14
FSB_DATA_GROUP3	FSB_55S	FSB_DATA	FSB	FSB D L<63..60>	10 14
FSB_DATA_GROUP3_PP	FSB_55S	FSB_DATA	FSB	FSB D L<59>	7 10 14
FSB_DATA_GROUP3_PP	FSB_55S	FSB_DATA	FSB	FSB D L<58..48>	10 14
FSB_DATA_GROUP3_PP	FSB_55S	FSB_DATA	FSB	FSB DINV L<3>	7 10 14
FSB_DSTR3	FSB_DSTR_55S	FSB_DSTR	FSB	FSB_DSTB L P<3>	7 10 14
FSB_DSTR3	FSB_DSTR_55S	FSB_DSTR	FSB	FSB_DSTB L N<3>	7 10 14
FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR	FSB	FSB A L<16..7>	10 14
FSB_ADDR_GROUP0	FSB_55S	FSB_ADDR	FSB	FSB A L<5..3>	10 14
FSB_ADDR_GROUP0_PP	FSB_55S	FSB_ADDR	FSB	FSB A L<6>	7 10 14
FSB_ADDR_GROUP0_PP	FSB_55S	FSB_ADDR	FSB	FSB REQ L<4..0>	7 10 14
FSB_ADSTB0	FSB_55S	FSB_ADSTB	FSB	FSB_ADSTB L<0>	7 10 14
FSB_ADDR_GROUP1	FSB_55S	FSB_ADDR	FSB	FSB A L<35..28>	10 14
FSB_ADDR_GROUP1_PP	FSB_55S	FSB_ADDR	FSB	FSB A L<26..17>	10 14
FSB_ADDR_GROUP1_PP	FSB_55S	FSB_ADDR	FSB	FSB A L<27>	7 10 14
FSB_ADSTB1	FSB_55S	FSB_ADSTB	FSB	FSB_ADSTB L<1>	7 10 14
CPU_FERR_0	CPU_55S	CPU_FERR	CPU	CPU_FERR L	10
CPU_FERR_1	CPU_55S	CPU_FERR	CPU	CPU_FERR L	10 23
CPU_PROCHOT_1	CPU_55S	CPU_2T01	CPU	CPU_PROCHOT L	10 50
CPU_FWRGD	CPU_55S	CPU_2T01	CPU	CPU_FWRGD	7 10 13 23
CPU_INTR	CPU_55S	CPU_2T01	CPU	CPU_INTR	7 10 23
CPU_NMI	CPU_55S	CPU_2T01	CPU	CPU_NMI	7 10 23
CPU_A20M_L	CPU_55S	CPU_2T01	CPU	CPU_A20M L	7 10 23
CPU_DPSLP_L	CPU_55S	CPU_2T01	CPU	CPU_DPSLP L	10 23
CPU_IGNNE_L	CPU_55S	CPU_2T01	CPU	CPU_IGNNE L	7 10 23
CPU_INIT_L	CPU_55S	CPU_2T01	CPU	CPU_INIT L	7 10 23 51
CPU_SMI_L	CPU_55S	CPU_2T01	CPU	CPU_SMI L	7 10 23
CPU_STPCLK_L	CPU_55S	CPU_2T01	CPU	CPU_STPCLK L	7 10 23
PM_THRMTRIP_L	CPU_55S	CPU_2T01	PM	PM_THRMTRIP L	10 16 23 50
FSB_CPUSLP_L	CPU_55S	CPU_2T01	FSB	FSB_CPUSLP L	10 14
PM_DPSLPVR	CPU_55S	CPU_2T01	PM	PM_DPSLPVR	16 25 71
IMVP_DPSLPVR	CPU_55S	CPU_2T01	IMVP	IMVP_DPSLPVR	71
CPU_BSEL<0>	CPU_55S	CPU_2T01	CPU	CPU_BSEL<0>	10 30
NB_BSEL<0>	CPU_55S	CPU_2T01	NB	NB_BSEL<0>	13 16 30
CPU_BSEL<1>	CPU_55S	CPU_2T01	CPU	CPU_BSEL<1>	10 30
NB_BSEL<1>	CPU_55S	CPU_2T01	NB	NB_BSEL<1>	13 16 30
CPU_BSEL<2>	CPU_55S	CPU_2T01	CPU	CPU_BSEL<2>	10 30
NB_BSEL<2>	CPU_55S	CPU_2T01	NB	NB_BSEL<2>	13 16 30
CPU_DDRSTP_L	CPU_55S	CPU_2T01	CPU	CPU_DDRSTP L	10 16 23 71
CPU_GTLREF	CPU_55S	CPU_GTLREF	CPU	CPU_GTLREF	10
CPU_COMP<3>	CPU_55S	CPU_COMP	CPU	CPU_COMP<3>	10
CPU_COMP<2>	CPU_27P4S	CPU_COMP	CPU	CPU_COMP<2>	10
CPU_COMP<1>	CPU_55S	CPU_COMP	CPU	CPU_COMP<1>	10
CPU_COMP<0>	CPU_27P4S	CPU_COMP	CPU	CPU_COMP<0>	10
XDP_TDI	CPU_55S	CPU_ITP	XDP	XDP_TDI	10 13
XDP_TDO	CPU_55S	CPU_ITP	XDP	XDP_TDO	10 13
XDP_TMS	CPU_55S	CPU_ITP	XDP	XDP_TMS	10 13
XDP_TCK	CPU_55S	CPU_ITP	XDP	XDP_TCK	10 13
XDP_TRST_L	CPU_55S	CPU_ITP	XDP	XDP_TRST L	10 13
XDP_BPM_1	CPU_55S	CPU_ITP	XDP	XDP_BPM L<4..0>	10 13
XDP_BPM_15	CPU_55S	CPU_ITP	XDP	XDP_BPM L<5>	10 13
CLK_FSB_100n	CLK_FSB_100n	CLK_FSB	CLK	XDP_CLK_P	13 30 105
CLK_FSB_100n	CLK_FSB_100n	CLK_FSB	CLK	XDP_CLK_N	13 30 105
(FSB_CPURST_L)	CPU_55S	CPU_ITP	ITP	ITP_CPURST L	
CPU_VID<6..0>	CPU_55S	CPU_2T01	CPU	CPU_VID<6..0>	11 12
IMVP6_VID<6..0>	CPU_55S	CPU_2T01	IMVP6	IMVP6_VID<6..0>	12 71
CPU_VCCSENSE_P	CPU_27P4S	CPU_VCCSENSE	CPU	CPU_VCCSENSE P	11 71
CPU_VCCSENSE_N	CPU_27P4S	CPU_VCCSENSE	CPU	CPU_VCCSENSE N	11 71
IMVP6_VSEN_P	CPU_27P4S	CPU_VCCSENSE	IMVP6	IMVP6_VSEN P	71
IMVP6_VSEN_N	CPU_27P4S	CPU_VCCSENSE	IMVP6	IMVP6_VSEN N	71

CPU/FSB Constraints

SYNC_MASTER=T9_MLB SYNC_DATE=09/27/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	NONE	SHT	100 OF 118

PCI-Express / DMI Bus Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCIE_100D	*	100_OHM_DIFF
DMI_100D	*	100_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE	*	*	SPACING_0.5MM
DMI	*	*	SPACING_0.5MM

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 7.2, 9.2 & 10.5

Video Signal Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
LVDS_100D	*	100_OHM_DIFF
CRT_55S	*	55_OHM_SE
CRT_50S	*	50_OHM_SE
TMDS_100D	*	100_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	*	*	SPACING_0.5MM
CRT	*	*	SPACING_0.6MM
CRT	CRT	*	SPACING_0.5MM
TVDAC			
CRT_SYNC	*	*	SPACING_0.6MM
CRT_SYNC	CRT_SYNC	*	SPACING_0.5MM
TMDS	*	*	SPACING_0.5MM

DG Says 40 mil spacing minimum

DG Says 30 mil spacing minimum

DG Says 40 mil spacing minimum


LVDS signals are 100-ohm +/- 20% differential impedance.
 CRT & TVDAC signal single-ended impedance varies by location:
 - 37.5-ohm +/- 15% from GMCH to first termination resistor.
 - 50-ohm +/- 15% from first to second termination resistor.
 - 55-ohm +/- 15% from second termination resistor to connector.
 CRT_HSYNC/CRT_VSYNC signals are 55-ohm +/- 15% single-ended impedance.

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 8.1 - 8.3.

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		CONSTRAINT	ROW	
	PHYSICAL	SPACING			
PEG_R2D	PCIE_100D	PCIE	PEG_R2D P<15..0>	84	
	PCIE_100D	PCIE	PEG_R2D N<15..0>	84	
	PCIE_100D	PCIE	PEG_R2D C P<15..0>	15 84	
	PCIE_100D	PCIE	PEG_R2D C N<15..0>	15 84	
	PCIE_100D	PCIE	PEG_D2R P<15..8>	15 84	
	PCIE_100D	PCIE	PEG_D2R N<15..8>	15 84	
	PCIE_100D	PCIE	PEG_D2R P<7>	7 15 84	
	PCIE_100D	PCIE	PEG_D2R N<7>	7 15 84	
	PCIE_100D	PCIE	PEG_D2R P<6..0>	15 84	
	PCIE_100D	PCIE	PEG_D2R N<6..0>	15 84	
	DMI_S2S	DMI_100D	DMI	DMI_N2S P<3..1>	16 24
		DMI_100D	DMI	DMI_N2S P<0>	7 16 24
DMI_100D		DMI	DMI_N2S N<3..0>	7 16 24	
DMI_100D		DMI	DMI_S2N P<3..1>	16 24	
DMI_100D		DMI	DMI_S2N P<0>	7 16 24	
DMI_100D		DMI	DMI_S2N N<3..0>	7 16 24	

Preliminary

NB Constraints		
SYNC_MASTER=T9_MLB	SYNC_DATE=09/27/2006	
NOTICE OF PROPRIETARY PROPERTY		
THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING		
I TO MAINTAIN THE DOCUMENT IN CONFIDENCE		
II NOT TO REPRODUCE OR COPY IT		
III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART		

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	REV.
NONE	101	118	

DDR2 Memory Bus Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
MEM_45S	*	45_OHM_SE
MEM_55S	*	55_OHM_SE
MEM_70D	*	70_OHM_DIFF
MEM_85D	*	85_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	*	*	SPACING_0_6MM
MEM_CMD	*	*	SPACING_0_15MM
MEM_CTRL	*	*	SPACING_0_6MM
MEM_DATA	*	*	SPACING_0_6MM
MEM_DQS	*	*	SPACING_0_6MM
MEM_CLK	MEM_CMD	*	SPACING_0_4MM
MEM_CLK	MEM_DATA	*	SPACING_0_4MM
MEM_CLK	MEM_DQS	*	SPACING_0_4MM
MEM_CTRL	MEM_CTRL	*	SPACING_0_2MM
MEM_CTRL	MEM_CMD	*	SPACING_0_3MM
MEM_CTRL	MEM_DATA	*	SPACING_0_3MM
MEM_CTRL	MEM_DQS	*	SPACING_0_3MM
MEM_CMD	MEM_CMD	*	SPACING_0_3MM
MEM_CMD	MEM_DQS	*	SPACING_0_3MM
MEM_DATA	MEM_DATA	*	SPACING_0_3MM
MEM_DATA	MEM_DQS	*	SPACING_0_3MM

Memory Net Properties

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
MEM_A_CLK	MEM_70D	MEM_CLK	MEM_CLK P<1..0>
MEM_A_CLK	MEM_70D	MEM_CLK	MEM_CLK N<1..0>
MEM_A_CVTI	MEM_45S	MEM_CTRL	MEM_CKE<1..0>
MEM_A_CVTI	MEM_45S	MEM_CTRL	MEM_CS I<1..0>
MEM_A_CVTI	MEM_45S	MEM_CTRL	MEM_ODT<1..0>
MEM_A_CMD	MEM_55S	MEM_CMD	MEM_A A<14..0>
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A BS<2..0>
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A RAS L
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A CAS L
MEM_A_CMD	MEM_55S	MEM_CMD	MEM A WE L
MEM_A_DQ_BYTE0	MEM_55S	MEM_DATA	MEM A DQ<6..0>
MEM_A_DQ_BYTE0_PP	MEM_55S	MEM_DATA	MEM A DQ<7>
MEM_A_DQ_BYTE1	MEM_55S	MEM_DATA	MEM A DQ<13..8>
MEM_A_DQ_BYTE1_PP	MEM_55S	MEM_DATA	MEM A DQ<14>
MEM_A_DQ_BYTE1	MEM_55S	MEM_DATA	MEM A DQ<15>
MEM_A_DQ_BYTE2_PP	MEM_55S	MEM_DATA	MEM A DQ<16>
MEM_A_DQ_BYTE2	MEM_55S	MEM_DATA	MEM A DQ<23..17>
MEM_A_DQ_BYTE3	MEM_55S	MEM_DATA	MEM A DQ<24>
MEM_A_DQ_BYTE3_PP	MEM_55S	MEM_DATA	MEM A DQ<25>
MEM_A_DQ_BYTE3	MEM_55S	MEM_DATA	MEM A DQ<31..26>
MEM_A_DQ_BYTE4_PP	MEM_55S	MEM_DATA	MEM A DQ<38..32>
MEM_A_DQ_BYTE4	MEM_55S	MEM_DATA	MEM A DQ<39>
MEM_A_DQ_BYTE5	MEM_55S	MEM_DATA	MEM A DQ<46..40>
MEM_A_DQ_BYTE5_PP	MEM_55S	MEM_DATA	MEM A DQ<47>
MEM_A_DQ_BYTE6	MEM_55S	MEM_DATA	MEM A DQ<53..48>
MEM_A_DQ_BYTE6_PP	MEM_55S	MEM_DATA	MEM A DQ<54>
MEM_A_DQ_BYTE6	MEM_55S	MEM_DATA	MEM A DQ<55>
MEM_A_DQ_BYTE7	MEM_55S	MEM_DATA	MEM A DQ<58..56>
MEM_A_DQ_BYTE7_PP	MEM_55S	MEM_DATA	MEM A DQ<59>
MEM_A_DQ_BYTE7	MEM_55S	MEM_DATA	MEM A DQ<63..60>
MEM_A_DM0	MEM_55S	MEM_DATA	MEM A DM<0>
MEM_A_DM1	MEM_55S	MEM_DATA	MEM A DM<1>
MEM_A_DM2	MEM_55S	MEM_DATA	MEM A DM<2>
MEM_A_DM3	MEM_55S	MEM_DATA	MEM A DM<3>
MEM_A_DM4	MEM_55S	MEM_DATA	MEM A DM<4>
MEM_A_DM5	MEM_55S	MEM_DATA	MEM A DM<5>
MEM_A_DM6	MEM_55S	MEM_DATA	MEM A DM<6>
MEM_A_DM7	MEM_55S	MEM_DATA	MEM A DM<7>
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS P<0>
MEM_A_DQS0	MEM_85D	MEM_DQS	MEM A DQS N<0>
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS P<1>
MEM_A_DQS1	MEM_85D	MEM_DQS	MEM A DQS N<1>
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS P<2>
MEM_A_DQS2	MEM_85D	MEM_DQS	MEM A DQS N<2>
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS P<3>
MEM_A_DQS3	MEM_85D	MEM_DQS	MEM A DQS N<3>
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS P<4>
MEM_A_DQS4	MEM_85D	MEM_DQS	MEM A DQS N<4>
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS P<5>
MEM_A_DQS5	MEM_85D	MEM_DQS	MEM A DQS N<5>
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS P<6>
MEM_A_DQS6	MEM_85D	MEM_DQS	MEM A DQS N<6>
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS P<7>
MEM_A_DQS7	MEM_85D	MEM_DQS	MEM A DQS N<7>

ELECTRICAL_CONSTRAINT_SET	PHYSICAL	NET_TYPE	SPACING
MEM_B_CLK	MEM_70D	MEM_CLK	MEM_CLK P<4..3>
MEM_B_CLK	MEM_70D	MEM_CLK	MEM_CLK N<4..3>
MEM_B_CVTI	MEM_45S	MEM_CTRL	MEM_CKE<4..3>
MEM_B_CVTI	MEM_45S	MEM_CTRL	MEM_CS I<3..2>
MEM_B_CVTI	MEM_45S	MEM_CTRL	MEM_ODT<3..2>
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B A<14..0>
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B BS<2..0>
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B RAS L
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B CAS L
MEM_B_CMD	MEM_55S	MEM_CMD	MEM B WE L
MEM_B_DQ_BYTE0	MEM_55S	MEM_DATA	MEM B DQ<5..0>
MEM_B_DQ_BYTE0_PP	MEM_55S	MEM_DATA	MEM B DQ<6>
MEM_B_DQ_BYTE0	MEM_55S	MEM_DATA	MEM B DQ<7>
MEM_B_DQ_BYTE1_PP	MEM_55S	MEM_DATA	MEM B DQ<8>
MEM_B_DQ_BYTE1	MEM_55S	MEM_DATA	MEM B DQ<15..9>
MEM_B_DQ_BYTE2	MEM_55S	MEM_DATA	MEM B DQ<22..16>
MEM_B_DQ_BYTE2_PP	MEM_55S	MEM_DATA	MEM B DQ<23>
MEM_B_DQ_BYTE3	MEM_55S	MEM_DATA	MEM B DQ<24>
MEM_B_DQ_BYTE3_PP	MEM_55S	MEM_DATA	MEM B DQ<25>
MEM_B_DQ_BYTE4	MEM_55S	MEM_DATA	MEM B DQ<31..26>
MEM_B_DQ_BYTE4_PP	MEM_55S	MEM_DATA	MEM B DQ<37..32>
MEM_B_DQ_BYTE4	MEM_55S	MEM_DATA	MEM B DQ<38>
MEM_B_DQ_BYTE5_PP	MEM_55S	MEM_DATA	MEM B DQ<39>
MEM_B_DQ_BYTE5	MEM_55S	MEM_DATA	MEM B DQ<43..40>
MEM_B_DQ_BYTE6_PP	MEM_55S	MEM_DATA	MEM B DQ<44>
MEM_B_DQ_BYTE6	MEM_55S	MEM_DATA	MEM B DQ<47..45>
MEM_B_DQ_BYTE6_PP	MEM_55S	MEM_DATA	MEM B DQ<48>
MEM_B_DQ_BYTE6	MEM_55S	MEM_DATA	MEM B DQ<55..49>
MEM_B_DQ_BYTE7	MEM_55S	MEM_DATA	MEM B DQ<61..56>
MEM_B_DQ_BYTE7_PP	MEM_55S	MEM_DATA	MEM B DQ<62>
MEM_B_DQ_BYTE7	MEM_55S	MEM_DATA	MEM B DQ<63>
MEM_B_DM0	MEM_55S	MEM_DATA	MEM B DM<0>
MEM_B_DM1	MEM_55S	MEM_DATA	MEM B DM<1>
MEM_B_DM2	MEM_55S	MEM_DATA	MEM B DM<2>
MEM_B_DM3	MEM_55S	MEM_DATA	MEM B DM<3>
MEM_B_DM4	MEM_55S	MEM_DATA	MEM B DM<4>
MEM_B_DM5	MEM_55S	MEM_DATA	MEM B DM<5>
MEM_B_DM6	MEM_55S	MEM_DATA	MEM B DM<6>
MEM_B_DM7	MEM_55S	MEM_DATA	MEM B DM<7>
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS P<0>
MEM_B_DQS0	MEM_85D	MEM_DQS	MEM B DQS N<0>
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS P<1>
MEM_B_DQS1	MEM_85D	MEM_DQS	MEM B DQS N<1>
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS P<2>
MEM_B_DQS2	MEM_85D	MEM_DQS	MEM B DQS N<2>
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS P<3>
MEM_B_DQS3	MEM_85D	MEM_DQS	MEM B DQS N<3>
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS P<4>
MEM_B_DQS4	MEM_85D	MEM_DQS	MEM B DQS N<4>
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS P<5>
MEM_B_DQS5	MEM_85D	MEM_DQS	MEM B DQS N<5>
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS P<6>
MEM_B_DQS6	MEM_85D	MEM_DQS	MEM B DQS N<6>
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS P<7>
MEM_B_DQS7	MEM_85D	MEM_DQS	MEM B DQS N<7>

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 6.2

Pre

Memory Constraints

SYNC_MASTER=T9_MLB SYNC_DATE=09/27/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	REV.
NONE	102	118	

Disk Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
IDE_55S	*	55_OHM_SE
SATA_55S	*	55_OHM_SE
SATA_100D	*	100_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
IDE	*	*	SPACING_0.18MM
SATA	*	*	SPACING_0.5MM

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.7 & 10.9

HD Audio Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
HDA_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
HDA	*	*	SPACING_0.18MM

SOURCE: Napa Platform DG, Rev 0.9 (#17978), Section 10.9.1

USB 2.0 Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
USB_60S	*	55_OHM_SE
USB_90D	*	90_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
USB	*	*	SPACING_0.5MM

DG SAYS MINIMUM SPACING 50 MILS FROM USB TO CLOCKS

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Section 10.13.2

Internal Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
SMB_55S	*	55_OHM_SE
SPI_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
SMB	*	*	SPACING_0.3MM
SPI	*	*	SPACING_0.18MM

SOURCE: Santa Platform DG, Rev 1.0 (#21112), Section 10.17

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
IDE_FDD	IDE_55S	IDE	IDE_FDD<15..10>	23 44
IDE_FDD_SP	IDE_55S	IDE	IDE_FDD<9>	7 23 44
IDE_FDD	IDE_55S	IDE	IDE_FDD<8..0>	23 44
IDE_PDA	IDE_55S	IDE	IDE_PDA<2..0>	23 44
IDE_PDCS	IDE_55S	IDE	IDE_PDCS1 L	23 44
IDE_PDCS	IDE_55S	IDE	IDE_PDCS3 L	23 44
IDE_PDIOW	IDE_55S	IDE	IDE_PDIOW L	23 44
IDE_PDIOW	IDE_55S	IDE	IDE_PDIOW R	7 23 44
IDE_PDDACK	IDE_55S	IDE	IDE_PDDACK L	23 44
IDE_PDDACK	IDE_55S	IDE	IDE_PDDACK R	23 44
IDE_PDIORDY	IDE_55S	IDE	IDE_PDIORDY	7 23 44
IDE_IRQ14	IDE_55S	IDE	IDE_IRQ14	23 44
ODD_RST_5VTOL	IDE_55S	IDE	ODD_RST_5VTOL L	24 44
ODD_RST_5VTOL	IDE_55S	IDE	ODD_RST_5VTOL R	24 44
SATA_A_R2D	SATA_100D	SATA	SATA_A_R2D_C_P	23 45
SATA_A_R2D	SATA_100D	SATA	SATA_A_R2D_C_N	23 45
SATA_A_R2D	SATA_100D	SATA	SATA_A_R2D_P	45
SATA_A_R2D	SATA_100D	SATA	SATA_A_R2D_N	45
SATA_A_D2R	SATA_100D	SATA	SATA_A_D2R_P	7 23 45
SATA_A_D2R	SATA_100D	SATA	SATA_A_D2R_N	7 23 45
SATA_A_D2R	SATA_100D	SATA	SATA_A_D2R_C_P	45
SATA_A_D2R	SATA_100D	SATA	SATA_A_D2R_C_N	45
SATA_B_R2D	SATA_100D	SATA	SATA_B_R2D_C_P	23 45
SATA_B_R2D	SATA_100D	SATA	SATA_B_R2D_C_N	23 45
SATA_B_R2D	SATA_100D	SATA	SATA_B_R2D_P	23 45
SATA_B_R2D	SATA_100D	SATA	SATA_B_R2D_N	23 45
SATA_BIAS	SATA_55S	SATA	SATA_BIAS	45
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK	23 98
HDA_BIT_CLK	HDA_55S	HDA	HDA_BIT_CLK R	23
HDA_SYNC	HDA_55S	HDA	HDA_SYNC	23 98
HDA_SYNC	HDA_55S	HDA	HDA_SYNC R	23
HDA_RST_L	HDA_55S	HDA	HDA_RST L	23 98
HDA_RST_L	HDA_55S	HDA	HDA_RST L R	23
HDA_SDIN0	HDA_55S	HDA	HDA_SDIN0	23 98
HDA_SDIN0	HDA_55S	HDA	HDA_SDIN CODEC	23 98
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT	23 98
HDA_SDOUT	HDA_55S	HDA	HDA_SDOUT R	23
USB_EXT_A	USB_90D	USB	USB_EXT_A P	24 46
USB_EXT_A	USB_90D	USB	USB_EXT_A N	24 46
USB_EXT_A	USB_90D	USB	USB_EXT_A MUXED P	24 46
USB_EXT_A	USB_90D	USB	USB_EXT_A MUXED N	24 46
USB_MINI	USB_90D	USB	USB_MINI P	24 34
USB_MINI	USB_90D	USB	USB_MINI N	24 34
USB_EXT_D	USB_90D	USB	USB_EXT_D P	24 46
USB_EXT_D	USB_90D	USB	USB_EXT_D N	24 46
USB_CAMERA	USB_90D	USB	USB_CAMERA P	7 24 47
USB_CAMERA	USB_90D	USB	USB_CAMERA N	7 24 47
USB_BT	USB_90D	USB	USB_BT P	7 24 47
USB_BT	USB_90D	USB	USB_BT N	7 24 47
USB_TPAD	USB_90D	USB	USB_TPAD P	24 47
USB_TPAD	USB_90D	USB	USB_TPAD N	24 47
USB_IR	USB_90D	USB	USB_IR P	7 24 47
USB_IR	USB_90D	USB	USB_IR N	7 24 47
USB_EXT_B	USB_90D	USB	USB_EXT_B P	24 46
USB_EXT_B	USB_90D	USB	USB_EXT_B N	24 46
USB_EXCARD	USB_90D	USB	USB_EXCARD P	24 47
USB_EXCARD	USB_90D	USB	USB_EXCARD N	24 47
USB_EXTC	USB_90D	USB	USB_EXTC P	24 46
USB_EXTC	USB_90D	USB	USB_EXTC N	24 46
USB_BIAS	USB_60S	USB	USB_BIAS	24
SMB_SR_SCT	SMB_55S	SMB	SMB_CLK	25 52
SMB_SR_SCT	SMB_55S	SMB	SMB_DATA	25 52
SMB_SR_ME_SCT	SMB_55S	SMB	SMB_ME_CLK	25 52
SMB_SR_ME_SCT	SMB_55S	SMB	SMB_ME_DATA	25 52
SPI_SCLK	SPI_55S	SPI	SPI_SCLK R	24 61
SPI_SCLK	SPI_55S	SPI	SPI_SCLK	7 61
SPI_A_SCLK	SPI_55S	SPI	SPI_A_SCLK R	24 61
SPI_B_SCLK	SPI_55S	SPI	SPI_B_SCLK R	24 61
SPI_SI	SPI_55S	SPI	SPI_SI R	24 61
SPI_SI	SPI_55S	SPI	SPI_SI	61
SPI_A_SI	SPI_55S	SPI	SPI_A_SI R	61
SPI_B_SI	SPI_55S	SPI	SPI_B_SI R	61
SPI_SO	SPI_55S	SPI	SPI_SO	7 24 61
SPI_A_SO	SPI_55S	SPI	SPI_A_SO R	7 61
SPI_B_SO	SPI_55S	SPI	SPI_B_SO	7 61
SPI_CE_L0	SPI_55S	SPI	SPI_CE R L<0>	24 61
SPI_CE_L0	SPI_55S	SPI	SPI_CE L<0>	7 61
SPI_CE_L1	SPI_55S	SPI	SPI_CE R L<1>	24 61
SPI_CE_L1	SPI_55S	SPI	SPI_CE L<1>	7 61

SB Constraints (1 of 2)

SYNC_MASTER=T9_MLB SYNC_DATE=09/27/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

PCI Bus Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
PCI_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCI	*	*	STANDARD

CHANGED TO 0.1MM SPACING AS THERE ARE NO PCI DEVICES

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.18.1 & 10.19

Controller Link (AMT) Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
CLINK_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLINK	*	*	SPACING_0.18MM
CLINK_VREF	*	*	SPACING_0.3MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
CLINK_12MIL	*	=STANDARD	0.3 MM	0.125 MM	7.5 MM	=STANDARD	=STANDARD

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

Ethernet (Yukon) Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
ENET_100D	*	100_OHM_DIFF

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	*	*	SPACING_0.5MM
ENET_MDI	ENET_MDI_TERM	*	SPACING_0.2MM

SOURCE: Based on Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 10.27.1.5-7, 10.29 & 10.30

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
	PCI_55S	PCI	PCI_AD<18..0>	24 28
	PCI_55S	PCI	PCI_AD<19>	24 28
	PCI_55S	PCI	PCI_AD<20>	24 28
	PCI_55S	PCI	PCI_AD<31..21>	24 28
	PCI_55S	PCI	PCI_PAR	24 28
	PCI_55S	PCI	PCI_C_BE_L<3..0>	24 28
	PCI_55S	PCI	PCI_IRDY_L	24
	PCI_55S	PCI	PCI_DEVSEL_L	24
	PCI_55S	PCI	PCI_PERR_L	24
	PCI_55S	PCI	PCI_LOCK_L	24
	PCI_55S	PCI	PCI_SERR_L	24 28
	PCI_55S	PCI	PCI_STOP_L	24
	PCI_55S	PCI	PCI_TRDY_L	24
	PCI_55S	PCI	PCI_FRAME_L	24
	PCI_55S	PCI	PCI_FW_REQ_L	24
	PCI_55S	PCI	PCI_FW_GNT_L	24
	PCI_55S	PCI	PCI_REQ1_L	7 24
	PCI_55S	PCI	PCI_GNT1_L	7 24
	PCI_55S	PCI	PCI_REQ2_L	7 24
	PCI_55S	PCI	PCI_GNT2_L	7 24
	INT_PIRQA_I	PCI	INT_PIRQA_L	24
	INT_PIRQB_I	PCI	INT_PIRQB_L	24
	INT_PIRQC_I	PCI	INT_PIROC_L	24
	INT_PIRQD_I	PCI	INT_PIROD_L	24
	INT_PIRQA_I	PCI	INT_PIROE_L	24
	INT_PIRQB_I	PCI	INT_PIROF_L	24
	PCI_E_R2D	PCIE	PCIE_MINI_R2D_C_P	24 34
	PCI_E_R2D	PCIE	PCIE_MINI_R2D_C_N	24 34
	PCI_E_D2R	PCIE	PCIE_MINI_D2R_P	7 24 34
	PCI_E_D2R	PCIE	PCIE_MINI_D2R_N	7 24 34
	PCI_E_R2D	PCIE	PCIE_ENET_R2D_C_P	24 37
	PCI_E_R2D	PCIE	PCIE_ENET_R2D_C_N	24 37
	PCI_E_D2R	PCIE	PCIE_ENET_D2R_P	7 24 37
	PCI_E_D2R	PCIE	PCIE_ENET_D2R_N	7 24 37
	PCI_E_R2D	PCIE	PCIE_FW_R2D_C_P	40 42
	PCI_E_R2D	PCIE	PCIE_FW_R2D_C_N	40 42
	PCI_E_D2R	PCIE	PCIE_FW_D2R_P	7 40 42
	PCI_E_D2R	PCIE	PCIE_FW_D2R_N	7 40 42
	GLAN_COMP		GLAN_COMP	23
	CLINK_NB	CLINK_55S	CLINK_NB_CLK	7 16 25
	CLINK_NB	CLINK_55S	CLINK_NB_DATA	7 16 25
	CLINK_NB_RESET_L	CLINK_55S	CLINK_NB_RESET_L	16 25
	NB_CLINK_VREF	CLINK_12MIL	NB_CLINK_VREF	16
	SB_CLINK_VREF0	CLINK_12MIL	SB_CLINK_VREF0	25
	SB_CLINK_VREF1	CLINK_12MIL	SB_CLINK_VREF1	25
		ENET	PP1V9R2V5 ENET_PHY_AVDD	37 39
		ENET	PP1V9R2V5 S3 ENET_R	37 39
		ENET_MDI_TERM	ENET_MDI0	37
		ENET_MDI_TERM	ENET_MDI1	37
		ENET_MDI_TERM	ENET_MDI2	37
		ENET_MDI_TERM	ENET_MDI3	37
	ENET_MDI0	ENET_100D	ENET_MDI_P<0>	37 39
	ENET_MDI0	ENET_100D	ENET_MDI_N<0>	37 39
	ENET_MDI1	ENET_100D	ENET_MDI_P<1>	37 39
	ENET_MDI1	ENET_100D	ENET_MDI_N<1>	37 39
	ENET_MDI2	ENET_100D	ENET_MDI_P<2>	37 39
	ENET_MDI2	ENET_100D	ENET_MDI_N<2>	37 39
	ENET_MDI3	ENET_100D	ENET_MDI_P<3>	37 39
	ENET_MDI3	ENET_100D	ENET_MDI_N<3>	37 39


Preliminary

SB Constraints (2 of 2)

SYNC_MASTER=(MASTER) SYNC_DATE=(10/02/2006)

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

 APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	
NONE	104	118	

Clock Signal Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
CLK_FSB_100D	*	100_OHM_DIFF
CLK_PCIE_100D	*	100_OHM_DIFF
CLK_MED_55S	*	55_OHM_SE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_FSB	*	*	CLK_SPACING_0.6MM
CLK_PCIE	*	*	CLK_SPACING_0.5MM
CLK_MED	*	*	CLK_SPACING_0.5MM

SOURCE: Santa Rosa Platform DG, Rev 1.0 (#21112), Sections 14.1 - 14.6

Clock Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE			
	PHYSICAL	SPACING		
CK505_CPU	CLK_FSB_100D	CLK_FSB	CK505_CPU0_P	29 30
CK505_CPU	CLK_FSB_100D	CLK_FSB	CK505_CPU0_N	29 30
CK505_NB	CLK_FSB_100D	CLK_FSB	CK505_CPU1_P	29 30
CK505_NB	CLK_FSB_100D	CLK_FSB	CK505_CPU1_N	29 30
CK505_ITP	CLK_FSB_100D	CLK_FSB	CK505_CPU2_ITP_SRC10_P	29 30
CK505_ITP	CLK_FSB_100D	CLK_FSB	CK505_CPU2_ITP_SRC10_N	29 30
CK505_PCIE0	CLK_MED_55S	CLK_MED	CK505_PCIE0_CLK_ITPEN	29 30
CK505_PCIE1	CLK_MED_55S	CLK_MED	CK505_PCIE1_CLK	29 30
CK505_PCIE1	CLK_MED_55S	CLK_MED	CK505_PCIE1_CLK	29 30
CK505_PCIE2	CLK_MED_55S	CLK_MED	CK505_PCIE2_CLK	29 30
CK505_PCIE3	CLK_MED_55S	CLK_MED	CK505_PCIE3_CLK	29 30
CK505_PCIE4	CLK_MED_55S	CLK_MED	CK505_PCIE4_CLK	29 30
CK505_PCIE5	CLK_MED_55S	CLK_MED	CK505_PCIE5_CLK_FCTSEL	29 30
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	CK505_48M_FSA	29 30
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	CK505_REF0_FSC	29 30
CK505_SRC1	CLK_PCIE_100D	CLK_PCIE	CK505_DOT96_27M_P	29 30
CK505_SRC1	CLK_PCIE_100D	CLK_PCIE	CK505_DOT96_27M_N	29 30
CK505_SRC2	CLK_PCIE_100D	CLK_PCIE	CK505_LVDS_P	29 30
CK505_SRC2	CLK_PCIE_100D	CLK_PCIE	CK505_LVDS_N	29 30
CK505_SRC3	CLK_PCIE_100D	CLK_PCIE	CK505_SRC1_P	29 30
CK505_SRC3	CLK_PCIE_100D	CLK_PCIE	CK505_SRC1_N	29 30
CK505_SRC4	CLK_PCIE_100D	CLK_PCIE	CK505_SRC2_P	29 30
CK505_SRC4	CLK_PCIE_100D	CLK_PCIE	CK505_SRC2_N	29 30
CK505_SRC5	CLK_PCIE_100D	CLK_PCIE	CK505_SRC3_P	29 30
CK505_SRC5	CLK_PCIE_100D	CLK_PCIE	CK505_SRC3_N	29 30
CK505_SRC6	CLK_PCIE_100D	CLK_PCIE	CK505_SRC4_P	29 30
CK505_SRC6	CLK_PCIE_100D	CLK_PCIE	CK505_SRC4_N	29 30
CK505_SRC7	CLK_PCIE_100D	CLK_PCIE	CK505_SRC5_P	29 30
CK505_SRC7	CLK_PCIE_100D	CLK_PCIE	CK505_SRC5_N	29 30
CK505_SRC8	CLK_PCIE_100D	CLK_PCIE	CK505_SRC6_P	29 30
CK505_SRC8	CLK_PCIE_100D	CLK_PCIE	CK505_SRC6_N	29 30
CK505_SRC9	CLK_PCIE_100D	CLK_PCIE	CK505_SRC7_P	29 30
CK505_SRC9	CLK_PCIE_100D	CLK_PCIE	CK505_SRC7_N	29 30
CK505_SRC10	CLK_PCIE_100D	CLK_PCIE	CK505_SRC8_P	29 30
CK505_SRC10	CLK_PCIE_100D	CLK_PCIE	CK505_SRC8_N	29 30
(CK505_CPU)	CLK_FSB_100D	CLK_FSB	FSB_CLK_CPU_P	7 10 30
(CK505_CPU)	CLK_FSB_100D	CLK_FSB	FSB_CLK_CPU_N	7 10 30
(CK505_NB)	CLK_FSB_100D	CLK_FSB	FSB_CLK_NB_P	7 14 30
(CK505_NB)	CLK_FSB_100D	CLK_FSB	FSB_CLK_NB_N	7 14 30
(CK505_ITP)	CLK_FSB_100D	CLK_FSB	XDP_CLK_P	13 30 100
(CK505_ITP)	CLK_FSB_100D	CLK_FSB	XDP_CLK_N	13 30 100
(CK505_PCIE0)	CLK_MED_55S	CLK_MED	PCI_CLK33M_LPCPLUS	7 30 51
(CK505_PCIE1)	CLK_MED_55S	CLK_MED	PCI_CLK33M_SB	7 24 30
(CK505_PCIE2)	CLK_MED_55S	CLK_MED	PCI_CLK33M_TPM	
(CK505_PCIE3)	CLK_MED_55S	CLK_MED	PCI_CLK33M_SMC	7 30 49
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	CK505_PCI4 is project-specific	
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	CK505_PCI5 is project-specific	
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	SB_CLK48M_USBCTRL	7 25 30
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	SB_CLK14P3M_TIMER	7 25 30
(CPU_BSEL0)	CLK_MED_55S	CLK_MED	CK505_FSA	30
(CPU_BSEL2)	CLK_MED_55S	CLK_MED	CK505_FSC	30
(CK505_SRC1)	CLK_PCIE_100D	CLK_PCIE	GPU_CLK100M_PCIE_P	30 85
(CK505_SRC1)	CLK_PCIE_100D	CLK_PCIE	GPU_CLK100M_PCIE_N	30 85
(CK505_SRC2)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_DMI_P	7 24 30
(CK505_SRC2)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_DMI_N	7 24 30
(CK505_SRC3)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_FW_P	7 30 40
(CK505_SRC3)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_FW_N	7 30 40
(CK505_SRC4)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_SATA_P	7 23 30
(CK505_SRC4)	CLK_PCIE_100D	CLK_PCIE	SB_CLK100M_SATA_N	7 23 30
(CK505_SRC5)	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_PCIE_P	7 16 30
(CK505_SRC5)	CLK_PCIE_100D	CLK_PCIE	NB_CLK100M_PCIE_N	7 16 30
(CK505_SRC6)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_P	30 34
(CK505_SRC6)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_MINI_N	30 34
(CK505_SRC8)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_ENET_P	7 30 37
(CK505_SRC8)	CLK_PCIE_100D	CLK_PCIE	PCIE_CLK100M_ENET_N	7 30 37

Pre-Initial

Clock Constraints

SYNC_MASTER=T9_MLB SYNC_DATE=09/27/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING

I TO MAINTAIN THE DOCUMENT IN CONFIDENCE

II NOT TO REPRODUCE OR COPY IT

III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	REV.
NONE	105	118	

8

7

6

5

4

3

2

1

FireWire Interface Constraints

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
FW_110D	*	110_OHM_DIFF
FW_110D	BGA_P1MM	110_OHM_DIFF_ESCAPE

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
FW_TP	*	*	SPACING_0.3MM

FireWire Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
FW_0_TPA	FW_110D	FW_TP	FW_PORT0_TPA_P 43
	FW_110D	FW_TP	FW_PORT0_TPA_N 43
FW_0_TPB	FW_110D	FW_TP	FW_PORT0_TPB_P 43
	FW_110D	FW_TP	FW_PORT0_TPB_N 43
FW_1_TPA	FW_110D	FW_TP	FW_PORT1_TPA_P 43
	FW_110D	FW_TP	FW_PORT1_TPA_N 43
FW_1_TPB	FW_110D	FW_TP	FW_PORT1_TPB_P 43
	FW_110D	FW_TP	FW_PORT1_TPB_N 43
	FW_110D	FW_TP	FW_PORT1_TPA_FL_P 43
	FW_110D	FW_TP	FW_PORT1_TPA_FL_N 43
	FW_110D	FW_TP	FW_PORT1_TPB_FL_P 43
	FW_110D	FW_TP	FW_PORT1_TPB_FL_N 43
Port 2 Not Used			

SMC SMBus Net Properties

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		
	PHYSICAL	SPACING	
SMBUS_SMC_A_S3_SCL	SMB_55G	SMB	SMBUS_SMC_A_S3_SCL 52
SMBUS_SMC_A_S3_SDA	SMB_55G	SMB	SMBUS_SMC_A_S3_SDA 52
SMBUS_SMC_B_S0_SCL	SMB_55G	SMB	SMBUS_SMC_B_S0_SCL 52
SMBUS_SMC_B_S0_SDA	SMB_55G	SMB	SMBUS_SMC_B_S0_SDA 52
SMBUS_SMC_O_S0_SCL	SMB_55G	SMB	SMBUS_SMC_O_S0_SCL 52
SMBUS_SMC_O_S0_SDA	SMB_55G	SMB	SMBUS_SMC_O_S0_SDA 52
SMBUS_SMC_BSA_SCL	SMB_55G	SMB	SMBUS_SMC_BSA_SCL 52
SMBUS_SMC_BSA_SDA	SMB_55G	SMB	SMBUS_SMC_BSA_SDA 52
SMBUS_SMC_MGMT_SCL	SMB_55G	SMB	SMBUS_SMC_MGMT_SCL 52
SMBUS_SMC_MGMT_SDA	SMB_55G	SMB	SMBUS_SMC_MGMT_SDA 52

Preliminary

FireWire & SMC Constraints

SYNC_MASTER=T9_MLB

SYNC_DATE=09/27/2006

8

7

6

5

4

3

2

1

D

D

C

C

B

B

A

A

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND	*	=STANDARD	900
PWR	*	=STANDARD	900

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT
GND_P2MM	*	0.20 MM	1000
PWR_P2MM	*	0.20 MM	1000

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
MEM_CLK	GND	*	GND_P2MM
MEM_CMD	GND	*	GND_P2MM
MEM_CTRL	GND	*	GND_P2MM
MEM_DATA	GND	*	GND_P2MM
MEM_DQS	GND	*	GND_P2MM
MEM_CLK	PWR	*	PWR_P2MM
MEM_CMD	PWR	*	PWR_P2MM
MEM_CTRL	PWR	*	PWR_P2MM
MEM_DATA	PWR	*	PWR_P2MM
MEM_DQS	PWR	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLINK_VREF	GND	*	GND_P2MM
CLK_MED	GND	*	GND_P2MM
CLK_PCIE	GND	*	GND_P2MM
DMI	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
PCIE	GND	*	GND_P2MM
SATA	GND	*	GND_P2MM
USB	GND	*	GND_P2MM
CLK_PCIE	PWR	*	PWR_P2MM
DMI	PWR	*	PWR_P2MM
SATA	PWR	*	PWR_P2MM
USB	PWR	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
LVDS	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_PCIE	PWR	*	PWR_P2MM

NET_PHYSICAL_TYPE	AREA_TYPE	PHYSICAL_RULE_SET
THERM_DIFF	*	1:1_DIFFPAIR

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
THERMAL	*	*	SPACING_0.4MM
SWITCHNODE	*	*	SWITCHNODE
THERMAL	PWR	*	PWR_P2MM
THERMAL	GND	*	GND_P2MM
SMS	*	*	SPACING_0.3MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_FSB	GND	*	GND_P2MM
CPU_COMP	GND	*	GND_P2MM
CPU_GTLREF	GND	*	GND_P2MM
CPU_VCCSENSE	GND	*	GND_P2MM
FSB_DSTB	GND	*	GND_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
ENET_MDI	GND	*	GND_P2MM
ENET_MDI	PWR	*	PWR_P2MM

NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
CLK_MED	PWR	*	GND_P2MM

M72/M78 SPECIFIC NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		SPACING		
	PHYSICAL	SPACING			
TMDS_DATA	TMDS_100P	TMDS	TMDS	TMDS DATA P<3..0>	85 94
TMDS_100N	TMDS_100P	TMDS	TMDS	TMDS DATA N<3..0>	85 94
TMDS_CLK	TMDS_100P	TMDS	TMDS	TMDS CLK P	85 94
TMDS_100N	TMDS_100P	TMDS	TMDS	TMDS CLK N	85 94
TMDS_100P	TMDS_100P	TMDS	TMDS	TMDS CONN DP<3..0>	94
TMDS_100N	TMDS_100P	TMDS	TMDS	TMDS CONN DN<3..0>	94
TMDS_100P	TMDS_100P	TMDS	TMDS	TMDS CONN CLKP	94
TMDS_100N	TMDS_100P	TMDS	TMDS	TMDS CONN CLKN	94
(USB_EXT_A)	USB_80P	USB	USB	USB PORT0 P	46
(USB_EXT_B)	USB_80P	USB	USB	USB PORT0 N	46
(USB_EXT_C)	USB_80P	USB	USB	USB PORT1 P	46
(USB_EXT_D)	USB_80P	USB	USB	USB PORT1 N	46
(USB_EXT_E)	USB_80P	USB	USB	USB PORT2 P	46
(USB_EXT_F)	USB_80P	USB	USB	USB PORT2 N	46
(USB_EXT_G)	USB_80P	USB	USB	USB C MIXED P	46
(USB_EXT_H)	USB_80P	USB	USB	USB C MIXED N	46
(USB_CAMERA)	USB_80P	USB	USB	USB CAMERA L P	47
(USB_CAMERA)	USB_80P	USB	USB	USB CAMERA L N	47
(USB_IR)	USB_80P	USB	USB	USB IR L P	47 58
(USB_IR)	USB_80P	USB	USB	USB IR L N	47 58
LVDS_A_CLK	LVDS_100P	LVDS	LVDS	LVDS L CLK P	85 90
LVDS_A_CLK	LVDS_100P	LVDS	LVDS	LVDS L CLK N	85 90
LVDS_A_DATA	LVDS_100P	LVDS	LVDS	LVDS L DATA P<3..0>	85 90
LVDS_A_DATA	LVDS_100P	LVDS	LVDS	LVDS L DATA N<3..0>	85 90
LVDS_B_CLK	LVDS_100P	LVDS	LVDS	LVDS U CLK P	85 90
LVDS_B_CLK	LVDS_100P	LVDS	LVDS	LVDS U CLK N	85 90
LVDS_B_DATA	LVDS_100P	LVDS	LVDS	LVDS U DATA P<3..0>	85 90
LVDS_B_DATA	LVDS_100P	LVDS	LVDS	LVDS U DATA N<3..0>	85 90
PCIE_100P	PCIE	PCIE	PCIE	PCIE FW R2D N	7 40
PCIE_100P	PCIE	PCIE	PCIE	PCIE FW R2D P	7 40
PCIE_100P	PCIE	PCIE	PCIE	PCIE FW D2R C N	40
PCIE_100P	PCIE	PCIE	PCIE	PCIE FW D2R C P	40
PCIE_100P	PCIE	PCIE	PCIE	PCIE ENET R2D P	7 37
PCIE_100P	PCIE	PCIE	PCIE	PCIE ENET R2D N	7 37
PCIE_100P	PCIE	PCIE	PCIE	PCIE ENET D2R C P	37
PCIE_100P	PCIE	PCIE	PCIE	PCIE ENET D2R C N	37
PCIE_100P	PCIE	PCIE	PCIE	PCIE MINI R2D N	14
PCIE_100P	PCIE	PCIE	PCIE	PCIE MINI R2D P	14
ENET_MDI_T	ENET_100P	ENET_MDI	ENET_MDI	ENET MDI T P<0>	39
ENET_MDI_T	ENET_100P	ENET_MDI	ENET_MDI	ENET MDI T N<0>	39
ENET_MDI_T	ENET_100P	ENET_MDI	ENET_MDI	ENET MDI T P<1>	39
ENET_MDI_T	ENET_100P	ENET_MDI	ENET_MDI	ENET MDI T N<1>	39
ENET_MDI_T	ENET_100P	ENET_MDI	ENET_MDI	ENET MDI T P<2>	39
ENET_MDI_T	ENET_100P	ENET_MDI	ENET_MDI	ENET MDI T N<2>	39
ENET_MDI_T	ENET_100P	ENET_MDI	ENET_MDI	ENET MDI T P<3>	39
ENET_MDI_T	ENET_100P	ENET_MDI	ENET_MDI	ENET MDI T N<3>	39
ENET_MDI_R	ENET_100P	ENET_MDI	ENET_MDI	ENET MDI R P<0>	
ENET_MDI_R	ENET_100P	ENET_MDI	ENET_MDI	ENET MDI R N<0>	
ENET_MDI_R	ENET_100P	ENET_MDI	ENET_MDI	ENET MDI R P<1>	
ENET_MDI_R	ENET_100P	ENET_MDI	ENET_MDI	ENET MDI R N<1>	
ENET_MDI_R	ENET_100P	ENET_MDI	ENET_MDI	ENET MDI R P<2>	
ENET_MDI_R	ENET_100P	ENET_MDI	ENET_MDI	ENET MDI R N<2>	
ENET_MDI_R	ENET_100P	ENET_MDI	ENET_MDI	ENET MDI R P<3>	
ENET_MDI_R	ENET_100P	ENET_MDI	ENET_MDI	ENET MDI R N<3>	
CRT_50S	CRT	CRT	CRT	GPU_TV_COMP	85 91
CRT_50S	CRT	CRT	CRT	GPU_TV_C	85 91
CRT_50S	CRT	CRT	CRT	GPU_TV_Y	85 91
CRT_RED	CRT_50S	CRT	CRT	GPU_RED	85 91
CRT_GREEN	CRT_50S	CRT	CRT	GPU_GRN	85 91
CRT_BLUE	CRT_50S	CRT	CRT	GPU_BLU	85 91
(CRT_SYNC)	CRT_55S	CRT_SYNC	CRT_SYNC	GPU_H2SYNC	85 91
(CRT_SYNC)	CRT_55S	CRT_SYNC	CRT_SYNC	GPU_V2SYNC	85 91
CRT_SYNC	CRT_55S	CRT_SYNC	CRT_SYNC	VGA_HSYNC	91 94
CRT_SYNC	CRT_55S	CRT_SYNC	CRT_SYNC	VGA_VSYNC	91 94
(CRT_SYNC)	CRT_55S	CRT_SYNC	CRT_SYNC	GPU_BUF_HSYNC	
(CRT_SYNC)	CRT_55S	CRT_SYNC	CRT_SYNC	GPU_BUF_VSYNC	
CRT_50S	CRT	CRT	CRT	VIDEO_MUX_RED	91
CRT_50S	CRT	CRT	CRT	VIDEO_MUX_GRN	91
CRT_50S	CRT	CRT	CRT	VIDEO_MUX_BLU	91
CRT_55S	CRT	CRT	CRT	VGA_RED	91 94
CRT_55S	CRT	CRT	CRT	VGA_GRN	91 94
CRT_55S	CRT	CRT	CRT	VGA_BLU	91 94
THERM_DIFF	THERM_DIFF	THERMAL	THERMAL	HDD_THRMD_P	55
THERM_DIFF	THERM_DIFF	THERMAL	THERMAL	HDD_THRMD_N	55
THERM_DIFF	THERM_DIFF	THERMAL	THERMAL	ODD_THRMD_P	55
THERM_DIFF	THERM_DIFF	THERMAL	THERMAL	ODD_THRMD_N	55
THERM_DIFF	THERM_DIFF	THERMAL	THERMAL	CPU_THRMD_P	10 55
THERM_DIFF	THERM_DIFF	THERMAL	THERMAL	CPU_THRMD_N	10 55
THERM_DIFF	THERM_DIFF	THERMAL	THERMAL	GPU_HSK_THRMD_P	55
THERM_DIFF	THERM_DIFF	THERMAL	THERMAL	GPU_HSK_THRMD_N	55
THERM_DIFF	THERM_DIFF	THERMAL	THERMAL	CPU_HSK_THRMD_P	55
THERM_DIFF	THERM_DIFF	THERMAL	THERMAL	CPU_HSK_THRMD_N	55

M72/M78 SPECIFIC NET PROPERTIES

ELECTRICAL_CONSTRAINT_SET	NET_TYPE		SPACING		
	PHYSICAL	SPACING			
IMVP6	SWITCHNODE			IMVP6 PHASE1	71
IMVP6	SWITCHNODE			IMVP6 PHASE2	71
IMVP6	SWITCHNODE			IMVP6 PHASE3	72
IMVP6	SWITCHNODE			1V05REG_SWITCHNODE	73
IMVP6	SWITCHNODE			1V55REG_SWITCHNODE	73
IMVP6	SWITCHNODE			MCH_CORES0_SWITCHNODE	74
IMVP6	SWITCHNODE			1V25REG_SWITCHNODE	74
IMVP6	SWITCHNODE			1V8S3 PHASE	75
IMVP6	SWITCHNODE			5V55 SW	76
IMVP6	SWITCHNODE			3V3S3 SW	76
IMVP6	SWITCHNODE			P3V3S5 SW	77
IMVP6	SWITCHNODE			P2V5S0 SW	77
SMS	SMS			SMS X AXIS	48
SMS	SMS			SMS Y AXIS	48
SMS	SMS			SMS Z AXIS	48

M72/M78 SPECIFIC CONSTRAINTS

SYNC_MASTER=T9_MLB SYNC_DATE=09/27/2006

NOTICE OF PROPRIETARY PROPERTY

THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	SHT	OF	
NONE	108	118	

M72/M78 BOARD-SPECIFIC SPACING & PHYSICAL CONSTRAINTS

BOARD LAYERS				BOARD AREAS			BOARD UNITS (MIL OR MM)	ALLEGRO VERSION
TOP, ISL2, ISL3, ISL4, ISL5, ISL6, ISL7, BOTTOM				NO_TYPE, BGA_P1MM			MM	15.5.1

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
DEFAULT	*	Y	=55_OHM_SE	=55_OHM_SE	4 MM	0 MM	0 MM
STANDARD	*	Y	=DEFAULT	=DEFAULT	12.7 MM	=DEFAULT	=DEFAULT
DEFAULT	TOP, BOTTOM	Y	=55_OHM_SE	0.100 MM	3 MM	0 MM	0 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
55_OHM_SE	TOP, BOTTOM	Y	0.125 MM	0.125 MM			
55_OHM_SE	*	Y	0.100 MM	0.100 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
40_OHM_SE	TOP, BOTTOM	Y	0.225 MM	0.225 MM			
40_OHM_SE	*	Y	0.185 MM	0.185 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
45_OHM_SE	TOP, BOTTOM	Y	0.185 MM	0.185 MM			
45_OHM_SE	*	Y	0.150 MM	0.150 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
27F4_OHM_SE	TOP, BOTTOM	Y	0.340 MM	0.340 MM			
27F4_OHM_SE	*	Y	0.265 MM	0.265 MM	=STANDARD	=STANDARD	=STANDARD

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
70_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
70_OHM_DIFF	ISL3, ISL6	Y	0.180 MM	0.180 MM		0.120 MM	0.120 MM
70_OHM_DIFF	TOP, BOTTOM	Y	0.215 MM	0.215 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
85_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
85_OHM_DIFF	ISL3, ISL6	Y	0.120 MM	0.120 MM		0.130 MM	0.130 MM
85_OHM_DIFF	TOP, BOTTOM	Y	0.145 MM	0.145 MM		0.125 MM	0.125 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
90_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
90_OHM_DIFF	ISL3, ISL6	Y	0.125 MM	0.125 MM		0.200 MM	0.200 MM
90_OHM_DIFF	TOP, BOTTOM	Y	0.145 MM	0.145 MM		0.175 MM	0.175 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
100_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
100_OHM_DIFF	ISL3, ISL6	Y	0.095 MM	0.095 MM		0.205 MM	0.205 MM
100_OHM_DIFF	TOP, BOTTOM	Y	0.115 MM	0.115 MM		0.180 MM	0.180 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF	ISL3, ISL6	Y	0.085 MM	0.085 MM		0.330 MM	0.330 MM
110_OHM_DIFF	TOP, BOTTOM	Y	0.105 MM	0.100 MM		0.280 MM	0.280 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
1:1_DIFFPAIR	*	Y	=STANDARD	=STANDARD	=STANDARD	0.1 MM	0.1 MM


SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	NET_SPACING_TYPE1	NET_SPACING_TYPE2	AREA_TYPE	SPACING_RULE_SET
DEFAULT	*	0.1 MM	?	*	*	BGA_P1MM	BGA_P1MM
STANDARD	*	=DEFAULT	?	MEM_CLK	*	BGA_P1MM	BGA_P2MM
BGA_P1MM	*	=DEFAULT	?	CLK_FSB	*	BGA_P1MM	BGA_P2MM
BGA_P2MM	*	=DEFAULT	?	CLK_PCIE	*	BGA_P1MM	BGA_P2MM
BGA_P3MM	*	=DEFAULT	?	CLK_MRD	*	BGA_P1MM	BGA_P2MM

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	FSB_DSTB	FSB_DSTB	BGA_P1MM	BGA_P3MM
SPACING_0.15MM	*	0.15 MM	?				
SPACING_0.18MM	*	0.18 MM	?				

SPACING_RULE_SET	LAYER	LINE-TO-LINE SPACING	WEIGHT	CLK_SPACING_0.5MM	CLK_SPACING_0.6MM	CLK_SPACING_0.5MM	CLK_SPACING_0.6MM
SPACING_0.2MM	*	0.2 MM	?				
SPACING_0.25MM	*	0.25 MM	?				
SPACING_0.3MM	*	0.3 MM	?				
SPACING_0.4MM	*	0.4 MM	?				
SPACING_0.5MM	*	0.5 MM	?				
SPACING_0.6MM	*	0.6 MM	?				
SWITCHNODE	*	0.6 MM	1000				
SWITCHNODE	TOP, BOTTOM	0.2 MM	1000				

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
110_OHM_DIFF_ESCAPE	*	N	=STANDARD	=STANDARD	=STANDARD	=STANDARD	=STANDARD
110_OHM_DIFF_ESCAPE	TOP, BOTTOM	Y	0.105 MM	0.100 MM		0.250 MM	0.250 MM
110_OHM_DIFF_ESCAPE	ISL3, ISL6	Y	0.085 MM	0.085 MM		0.330 MM	0.330 MM

PHYSICAL_RULE_SET	LAYER	ALLOW ROUTE ON LAYER?	MINIMUM LINE WIDTH	MINIMUM NECK WIDTH	MAXIMUM NECK LENGTH	DIFFPAIR PRIMARY GAP	DIFFPAIR NECK GAP
50_OHM_SE	TOP, BOTTOM	Y	0.15 MM	0.15 MM			
50_OHM_SE	*	Y	0.120 MM	0.120 MM	=STANDARD	=STANDARD	=STANDARD



M72/M78 RULE DEFINITIONS
 SYNC_MASTER=T9_MLB SYNC_DATE=09/27/2006
NOTICE OF PROPRIETARY PROPERTY
 THE INFORMATION CONTAINED HEREIN IS THE PROPRIETARY PROPERTY OF APPLE COMPUTER, INC. THE POSSESSOR AGREES TO THE FOLLOWING
 I TO MAINTAIN THE DOCUMENT IN CONFIDENCE
 II NOT TO REPRODUCE OR COPY IT
 III NOT TO REVEAL OR PUBLISH IN WHOLE OR PART

APPLE COMPUTER INC.	SIZE	DRAWING NUMBER	REV.
	D	051-7229	28
SCALE	NONE	SHT	OF
		109	118

	8	7	6	5	4	3	2	1	
D	Title: Cref Part Report	C2171 CAP_402-1	m78[21D4]	C3305 CAP_402	m78[33D4]	C4320 CAP_402	m78[43B5]		
	Design: m78	C2173 CAP_P_SM-CASE-C1	m78[21C4]	C3307 CAP_402	m78[33D4]	C4321 CAP_402	m78[43B5]		
	Date: Mar 27 10:08:12 2007	C2174 CAP_603	m78[21C4]	C3310 CAP_402	m78[33C4]	C4322 CAP_402	m78[43A5]		
	C604 CAP_402	m78[6D7]	C2177 CAP_603	m78[21C4]	C3312 CAP_402	m78[33C4]	C4323 CAP_402	m78[43A5]	
	C621 CAP_603	m78[6D6]	C2180 CAP_402	m78[21D2]	C3330 CAP_402	m78[33C4]	C4332 CAP_402	m78[43C2]	
	C622 CAP_805	m78[6D7]	C2181 CAP_805	m78[21D2]	C3332 CAP_402	m78[33C4]	C4335 CAP_603-1	m78[43C2]	
	C623 CAP_803	m78[6D7]	C2182 CAP_402	m78[21D2]	C3334 CAP_402	m78[33C4]	C4350 CAP_402	m78[43C7]	
	C624 CAP_1210	m78[6D8]	C2183 CAP_805	m78[21C3]	C3336 CAP_402	m78[33C4]	C4354 CAP_402	m78[43B7]	
	C625 CAP_P_6_3X5.5-SM	m78[6D8]	C2184 CAP_402	m78[21C2]	C3338 CAP_402	m78[33C4]	C4356 CAP_402	m78[43B7]	
	C701 CAP_402	m78[7C6]	C2190 CAP_603	m78[21B4]	C3340 CAP_402	m78[33C4]	C4404 CAP_402	m78[44B6]	
C	C702 CAP_402	m78[7C5]	C2191 CAP_402	m78[21B3]	C3342 CAP_402	m78[33B4]	C4405 CAP_402	m78[44B4]	
	C703 CAP_402	m78[7C5]	C2192 CAP_402	m78[21B3]	C3344 CAP_402	m78[33B4]	C4406 CAP_805	m78[44B4]	
	C704 CAP_402	m78[7C5]	C2195 CAP_603	m78[21A4]	C3346 CAP_402	m78[33B4]	C4510 CAP_402	m78[45D6]	
	C705 CAP_402	m78[7C6]	C2196 CAP_805	m78[21A3]	C3348 CAP_402	m78[33B4]	C4511 CAP_402	m78[45D6]	
	C706 CAP_402	m78[7B5]	C2197 CAP_402	m78[21A3]	C3350 CAP_402	m78[33B4]	C4515 CAP_402	m78[45C6]	
	C707 CAP_402	m78[7B5]	C2200 CAP_402	m78[22B2]	C3352 CAP_402	m78[33B4]	C4516 CAP_402	m78[45C6]	
	C708 CAP_402	m78[7B5]	C2201 FILTER_3P_A_NFM18	m78[22B2]	C3354 CAP_402	m78[33B4]	C4600 CAP_P_CASE-D2-LF	m78[46C0]	
	C709 CAP_402	m78[7B6]	C2213 CAP_603	m78[25C2]	C3356 CAP_402	m78[33A4]	C4633 CAP_402	m78[46C5]	
	C710 CAP_402	m78[7B5]	C2501 CAP_402	m78[25B2]	C3360 CAP_402	m78[33A4]	C4633 CAP_402	m78[46A5]	
	C1000 CAP_402	m78[10B5]	C2600 CAP_402	m78[26A3]	C3362 CAP_402	m78[33A4]	C4650 CAP_402	m78[46D5]	
B	C1200 CAP_805	m78[12D7]	C2601 CAP_402	m78[26A3]	C3364 CAP_402	m78[33A4]	C4700 CAP_805-1	m78[47D7]	
	C1201 CAP_805	m78[12D6]	C2700 CAP_P_SM-CASE-C1	m78[27C7]	C3366 CAP_402	m78[33A4]	C4701 CAP_402	m78[47D6]	
	C1202 CAP_805	m78[12D6]	C2701 CAP_402	m78[27A6]	C3368 CAP_402	m78[33A4]	C4720 CAP_805-1	m78[47D3]	
	C1203 CAP_805	m78[12D6]	C2702 CAP_402	m78[27B1]	C3370 CAP_402	m78[33A4]	C4721 CAP_402	m78[47D3]	
	C1204 CAP_805	m78[12D6]	C2703 CAP_402	m78[27C8]	C3400 CAP_402	m78[34C3]	C4902 CAP_805	m78[49D4]	
	C1205 CAP_805	m78[12D5]	C2704 CAP_402	m78[27D8]	C3401 CAP_603	m78[34C3]	C4903 CAP_402	m78[49D4]	
	C1206 CAP_805	m78[12D5]	C2705 CAP_805	m78[27C7]	C3410 CAP_402	m78[34C3]	C4904 CAP_402	m78[49D3]	
	C1207 CAP_805	m78[12D5]	C2706 CAP_805	m78[27C7]	C3420 CAP_402	m78[34C3]	C4905 CAP_402	m78[49D3]	
	C1208 CAP_805	m78[12D4]	C2707 CAP_603	m78[27C7]	C3421 CAP_603	m78[34C3]	C4906 CAP_402	m78[49D3]	
	C1209 CAP_805	m78[12D4]	C2708 CAP_603	m78[27A6]	C3430 CAP_402	m78[34B7]	C4907 CAP_402	m78[49D2]	
A	C1210 CAP_805	m78[12C7]	C2711 CAP_402	m78[27D1]	C3431 CAP_402	m78[34B7]	C4920 CAP_402	m78[49C3]	
	C1211 CAP_805	m78[12C6]	C2712 CAP_402	m78[27C1]	C3700 CAP_603	m78[37D6]	C5000 CAP_402	m78[50D7]	
	C1212 CAP_805	m78[12C6]	C2714 CAP_402	m78[27D1]	C3701 CAP_402	m78[37D6]	C5001 CAP_402	m78[50D7]	
	C1213 CAP_805	m78[12C6]	C2715 CAP_402	m78[27C1]	C3702 CAP_402	m78[37D5]	C5010 CAP_402	m78[50C6]	
	C1214 CAP_805	m78[12C6]	C2717 CAP_402	m78[27A6]	C3703 CAP_402	m78[37D5]	C5020 CAP_402	m78[50C7]	
	C1215 CAP_805	m78[12C5]	C2718 CAP_402	m78[27B1]	C3704 CAP_402	m78[37D5]	C5021 CAP_402	m78[50C7]	
	C1216 CAP_805	m78[12C5]	C2719 CAP_402	m78[27D3]	C3705 CAP_402	m78[37D4]	C5050 CAP_402	m78[50B6]	
	C1217 CAP_805	m78[12C5]	C2721 CAP_402	m78[27B3]	C3706 CAP_402	m78[37D4]	C5051 CAP_402	m78[50A4]	
	C1218 CAP_805	m78[12C4]	C2722 CAP_402	m78[27B1]	C3707 CAP_402	m78[37D4]	C5052 CAP_603	m78[50A4]	
	C1219 CAP_805	m78[12C4]	C2723 CAP_402	m78[27B1]	C3708 CAP_402	m78[37D3]	C5065 CAP_402	m78[50B8]	
C1220 CAP_805	m78[12C7]	C2724 CAP_603	m78[27B1]	C3710 CAP_603	m78[37D6]	C5066 CAP_603	m78[50B7]		

	8	7	6	5	4	3	2	1
D	C7290 CAP_402 m78[72C4] C7300 CAP_P_CASE-D2-SM m78[73C8] C7301 CAP_805 m78[73C8] C7302 CAP_402 m78[73B7] C7303 CAP_P_CASE-D2-SM m78[73C7] C7304 CAP_805 m78[73C8] C7310 CAP_603 m78[73C7] C7324 CAP_402 m78[73B7] C7330 CAP_603-1 m78[73B6] C7331 CAP_603 m78[73C6] C7332 CAP_402 m78[73B5] C7335 CAP_402 m78[73B6] C7340 CAP_P_TH m78[73D7] C7341 CAP_1206-1 m78[73D7] C7342 CAP_1206-1 m78[73D6] C7345 CAP_402 m78[73B3] C7360 CAP_603 m78[73D2] C7361 CAP_603 m78[73C2] C7364 CAP_402 m78[73B2] C7370 CAP_402 m78[73B2] C7372 CAP_402 m78[73B4] C7381 CAP_1206-1 m78[73D2] C7382 CAP_1206-1 m78[73D2] C7390 CAP_P_CASE-D2-SM m78[73C1] C7391 CAP_P_CASE-D2-SM m78[73C2] C7392 CAP_805 m78[73C1] C7393 CAP_805 m78[73C1] C7400 CAP_P_CASE-D2-SM m78[74C8] C7401 CAP_805 m78[74C8] C7402 CAP_402 m78[74B7] C7403 CAP_P_CASE-D2-SM m78[74C7] C7404 CAP_805 m78[74C8] C7410 CAP_603 m78[74C7] C7424 CAP_402 m78[74B7] C7430 CAP_603-1 m78[74D6] C7431 CAP_603 m78[74C6] C7432 CAP_402 m78[74B5] C7435 CAP_402 m78[74B6] C7440 CAP_P_TH m78[74D7] C7441 CAP_1206-1 m78[74D7] C7442 CAP_1206-1 m78[74D6] C7445 CAP_402 m78[74B3] C7460 CAP_603-1 m78[74D2] C7461 CAP_603 m78[74C2] C7464 CAP_402 m78[74B2] C7470 CAP_402 m78[74B2] C7472 CAP_402 m78[74B4] C7480 CAP_P_TH m78[74D3] C7481 CAP_1206-1 m78[74D2] C7482 CAP_1206-1 m78[74D2] C7490 CAP_P_TH m78[74C2] C7491 CAP_P_TH m78[74C1] C7492 CAP_805 m78[74C1] C7493 CAP_805 m78[74C1] C7500 CAP_603 m78[75D5] C7501 CAP_603 m78[75D6] C7502 CAP_603 m78[75D6] C7503 CAP_402 m78[75C2] C7506 CAP_402 m78[75C8] C7507 CAP_402 m78[75C6] C7508 CAP_603 m78[75C7] C7509 CAP_402 m78[75D4] C7510 CAP_402 m78[75C5] C7530 CAP_P_TH m78[75D5] C7531 CAP_603 m78[75D4] C7532 CAP_P_TH m78[75D5] C7533 CAP_1206-1 m78[75D5] C7534 CAP_1206-1 m78[75D4] C7540 CAP_805 m78[75C3] C7541 CAP_805 m78[75C3] C7542 CAP_P_CASE-D2-SM m78[75C2] C7543 CAP_P_CASE-D2-SM m78[75C2] C7544 CAP_P_CASE-D2-SM m78[75C2] C7550 CAP_402 m78[75B4] C7551 CAP_805-1 m78[75A6] C7552 CAP_805-1 m78[75A4] C7553 CAP_402 m78[75A6] C7555 CAP_P_CASE-C3 m78[75A4] C7559 CAP_603 m78[75B5] C7560 CAP_402 m78[75D8] C7564 CAP_402 m78[75C3] C7600 CAP_603 m78[76C4] C7601 CAP_603 m78[76A4] C7602 CAP_402 m78[76A4] C7604 CAP_402 m78[76A3] C7605 CAP_402 m78[76A3] C7607 CAP_402 m78[76A3] C7608 CAP_402 m78[76D2] C7609 CAP_402 m78[76D7] C7612 CAP_603 m78[76A7] C7613 CAP_402 m78[76A7] C7621 CAP_402 m78[76B6] C7622 CAP_402 m78[76C5] C7624 CAP_402 m78[76C6] C7625 CAP_402 m78[76B6] C7626 CAP_402 m78[76B6] C7628 CAP_402 m78[76B7] C7629 CAP_402 m78[76B7] C7630 CAP_402 m78[76A5] C7631 CAP_402 m78[76C7] C7632 CAP_402 m78[76C2] C7640 CAP_1206-1 m78[76D6] C7641 CAP_1206-1 m78[76D6] C7642 CAP_1206-1 m78[76D6] C7643 CAP_1206-1 m78[76D6] C7650 CAP_805 m78[76B7] C7651 CAP_P_CASE-D3L m78[76B8] C7652 CAP_P_CASE-D3L m78[76B8] C7661 CAP_402 m78[76B3] C7662 CAP_402 m78[76C4] C7664 CAP_402 m78[76C3] C7665 CAP_402 m78[76B4] C7666 CAP_402 m78[76B3] C7668 CAP_402 m78[76B2] C7669 CAP_402 m78[76B2] C7670 CAP_402 m78[76B4] C7680 CAP_1206-1 m78[76D3] C7681 CAP_1206-1 m78[76D4] C7682 CAP_P_SM-1 m78[76D4] C7689 CAP_402 m78[76B4] C7690 CAP_805 m78[76B2] C7691 CAP_P_CASE-D3L m78[76B1] C7692 CAP_P_CASE-D3L m78[76B1] C7693 CAP_P_CASE-D3L m78[76B1]	C7700 CAP_805 m78[77C6] C7701 CAP_402 m78[77C5] C7702 CAP_402 m78[77B3] C7705 CAP_805 m78[77B3] C7706 CAP_805 m78[77B3] C7707 CAP_805 m78[77B3] C7710 CAP_805 m78[77D6] C7712 CAP_402 m78[77D4] C7715 CAP_805 m78[77D3] C7800 CAP_402 m78[78D4] C7801 CAP_402 m78[78D4] C7810 CAP_402 m78[78D6] C7811 CAP_402 m78[78D7] C7850 CAP_402 m78[78C4] C7851 CAP_402 m78[78C4] C7890 CAP_805 m78[78D2] C7891 CAP_402 m78[78D2] C7895 CAP_402 m78[78B7] C7896 CAP_402 m78[78A6] C7899 CAP_402 m78[78B6] C8400 CAP_P_SM-LF m78[84C5] C8401 CAP_805 m78[84C7] C8420 CAP_402 m78[84C7] C8421 CAP_402 m78[84C7] C8422 CAP_402 m78[84C7] C8423 CAP_402 m78[84C7] C8424 CAP_402 m78[84B7] C8425 CAP_402 m78[84B7] C8426 CAP_402 m78[84B7] C8427 CAP_402 m78[84B7] C8428 CAP_402 m78[84B7] C8429 CAP_402 m78[84B7] C8430 CAP_402 m78[84B7] C8431 CAP_402 m78[84B7] C8432 CAP_402 m78[84B7] C8433 CAP_402 m78[84B7] C8434 CAP_402 m78[84B7] C8435 CAP_402 m78[84B7] C8436 CAP_402 m78[84B7] C8437 CAP_402 m78[84B7] C8438 CAP_402 m78[84B7] C8439 CAP_402 m78[84B7] C8440 CAP_402 m78[84B7] C8441 CAP_402 m78[84A7] C8442 CAP_402 m78[84A7] C8443 CAP_402 m78[84A7] C8444 CAP_402 m78[84A7] C8445 CAP_402 m78[84A7] C8446 CAP_402 m78[84A7] C8447 CAP_402 m78[84A7] C8448 CAP_402 m78[84A7] C8449 CAP_402 m78[84A7] C8450 CAP_402 m78[84A7] C8451 CAP_402 m78[84A7] C8500 CAP_805 m78[85A5] C8570 CAP_402 m78[85D2] C9000 CAP_603-1 m78[90C7] C9001 CAP_402 m78[90C5] C9010 CAP_402 m78[90A8] C9020 CAP_1210 m78[90C5] C9130 CAP_402 m78[91B7] C9131 CAP_805-1 m78[91B7] C9140 CAP_402 m78[91A5] C9141 CAP_402 m78[91B5] C9142 CAP_402 m78[91B5] C9143 CAP_402 m78[91A6] C9144 CAP_402 m78[91B5] C9145 CAP_402 m78[91B6] C9160 CAP_402 m78[91B4] C9161 CAP_402 m78[91B4] C9162 CAP_402 m78[91A2] C9163 CAP_402 m78[91A2] C9410 CAP_603 m78[94C3] C9411 CAP_402 m78[94D3] C9413 CAP_402 m78[94C2] C9414 CAP_402 m78[94C2] C9800 CAP_805 m78[98C5] C9801 CAP_402 m78[98C4] C9802 CAP_402 m78[98C4] D2185 DIODE_SCHOT_SOT23 m78[21C4] D2186 DIODE_SCHOT_SOT23 m78[21B4] D2702 DIODE_SCHOT_6PB_SOT-36 m78[27D8 27D8] D2800 DIODE_SCHOT_6PB_SOT-36 m78[28D6] D4390 ZENER_SOT23 m78[43A6] D4600 DIODE_SCHOT_3P_A_SC-75 m78[46C2] D4601 DIODE_SCHOT_3P_A_SC-75 m78[46B5] D4602 DIODE_SCHOT_3P_A_SC-75 m78[46A5] D5350 DIODE_3P_2NC_SOT23-L m78[53C2] D5600 DIODE_SOT23 m78[56C4] D5601 DIODE_SOT23 m78[56B4] D5700 DIODE_SOT23 m78[57C4] D7100 DIODE_SCHOT_SMB m78[71D2] D7101 DIODE_SCHOT_SMB m78[71B2] D7200 DIODE_SCHOT_SMB m78[72C3] D7300 DIODE_SCHOT_5P_TLM83 m78[73B6] D7301 DIODE_SCHOT_SOT23 m78[73C6] D7373 DIODE_SCHOT_5P_TLM83 m78[73B3] D7374 DIODE_SCHOT_SOT23 m78[73C3] D7400 DIODE_SCHOT_5P_TLM83 m78[74B6] D7401 DIODE_SCHOT_SOT23 m78[74C6] D7473 DIODE_SCHOT_5P_TLM83 m78[74B3] D7474 DIODE_SCHOT_SOT23 m78[74C4] D7520 DIODE_SCHOT_5P_TLM83 m78[75C4] D7600 DIODE_SCHOT_5P_TLM83 m78[76B7] D7601 DIODE_SCHOT_5P_TLM83 m78[76B2] D7624 DIODE_SCHOT_SOD-323 m78[76C6] D7664 DIODE_SCHOT_SOD-323 m78[76C3] D7810 DIODE_SCHOT_SOD-123 m78[78D7] D7890 DIODE_SCHOT_SOD-123 m78[78D2] D9400 ZENER_CASE425 m78[94C1] D9410 DIODE_SCHOT_SOD-123 m78[94D6]	C7700 CAP_805 m78[77C6] C7701 CAP_402 m78[77C5] C7702 CAP_402 m78[77B3] C7705 CAP_805 m78[77B3] C7706 CAP_805 m78[77B3] C7707 CAP_805 m78[77B3] C7710 CAP_805 m78[77D6] C7712 CAP_402 m78[77D4] C7715 CAP_805 m78[77D3] C7800 CAP_402 m78[78D4] C7801 CAP_402 m78[78D4] C7810 CAP_402 m78[78D6] C7811 CAP_402 m78[78D7] C7850 CAP_402 m78[78C4] C7851 CAP_402 m78[78C4] C7890 CAP_805 m78[78D2] C7891 CAP_402 m78[78D2] C7895 CAP_402 m78[78B7] C7896 CAP_402 m78[78A6] C7899 CAP_402 m78[78B6] C8400 CAP_P_SM-LF m78[84C5] C8401 CAP_805 m78[84C7] C8420 CAP_402 m78[84C7] C8421 CAP_402 m78[84C7] C8422 CAP_402 m78[84C7] C8423 CAP_402 m78[84C7] C8424 CAP_402 m78[84B7] C8425 CAP_402 m78[84B7] C8426 CAP_402 m78[84B7] C8427 CAP_402 m78[84B7] C8428 CAP_402 m78[84B7] C8429 CAP_402 m78[84B7] C8430 CAP_402 m78[84B7] C8431 CAP_402 m78[84B7] C8432 CAP_402 m78[84B7] C8433 CAP_402 m78[84B7] C8434 CAP_402 m78[84B7] C8435 CAP_402 m78[84B7] C8436 CAP_402 m78[84B7] C8437 CAP_402 m78[84B7] C8438 CAP_402 m78[84B7] C8439 CAP_402 m78[84B7] C8440 CAP_402 m78[84B7] C8441 CAP_402 m78[84A7] C8442 CAP_402 m78[84A7] C8443 CAP_402 m78[84A7] C8444 CAP_402 m78[84A7] C8445 CAP_402 m78[84A7] C8446 CAP_402 m78[84A7] C8447 CAP_402 m78[84A7] C8448 CAP_402 m78[84A7] C8449 CAP_402 m78[84A7] C8450 CAP_402 m78[84A7] C8451 CAP_402 m78[84A7] C8500 CAP_805 m78[85A5] C8570 CAP_402 m78[85D2] C9000 CAP_603-1 m78[90C7] C9001 CAP_402 m78[90C5] C9010 CAP_402 m78[90A8] C9020 CAP_1210 m78[90C5] C9130 CAP_402 m78[91B7] C9131 CAP_805-1 m78[91B7] C9140 CAP_402 m78[91A5] C9141 CAP_402 m78[91B5] C9142 CAP_402 m78[91B5] C9143 CAP_402 m78[91A6] C9144 CAP_402 m78[91B5] C9145 CAP_402 m78[91B6] C9160 CAP_402 m78[91B4] C9161 CAP_402 m78[91B4] C9162 CAP_402 m78[91A2] C9163 CAP_402 m78[91A2] C9410 CAP_603 m78[94C3] C9411 CAP_402 m78[94D3] C9413 CAP_402 m78[94C2] C9414 CAP_402 m78[94C2] C9800 CAP_805 m78[98C5] C9801 CAP_402 m78[98C4] C9802 CAP_402 m78[98C4] D2185 DIODE_SCHOT_SOT23 m78[21C4] D2186 DIODE_SCHOT_SOT23 m78[21B4] D2702 DIODE_SCHOT_6PB_SOT-36 m78[27D8 27D8] D2800 DIODE_SCHOT_6PB_SOT-36 m78[28D6] D4390 ZENER_SOT23 m78[43A6] D4600 DIODE_SCHOT_3P_A_SC-75 m78[46C2] D4601 DIODE_SCHOT_3P_A_SC-75 m78[46B5] D4602 DIODE_SCHOT_3P_A_SC-75 m78[46A5] D5350 DIODE_3P_2NC_SOT23-L m78[53C2] D5600 DIODE_SOT23 m78[56C4] D5601 DIODE_SOT23 m78[56B4] D5700 DIODE_SOT23 m78[57C4] D7100 DIODE_SCHOT_SMB m78[71D2] D7101 DIODE_SCHOT_SMB m78[71B2] D7200 DIODE_SCHOT_SMB m78[72C3] D7300 DIODE_SCHOT_5P_TLM83 m78[73B6] D7301 DIODE_SCHOT_SOT23 m78[73C6] D7373 DIODE_SCHOT_5P_TLM83 m78[73B3] D7374 DIODE_SCHOT_SOT23 m78[73C3] D7400 DIODE_SCHOT_5P_TLM83 m78[74B6] D7401 DIODE_SCHOT_SOT23 m78[74C6] D7473 DIODE_SCHOT_5P_TLM83 m78[74B3] D7474 DIODE_SCHOT_SOT23 m78[74C4] D7520 DIODE_SCHOT_5P_TLM83 m78[75C4] D7600 DIODE_SCHOT_5P_TLM83 m78[76B7] D7601 DIODE_SCHOT_5P_TLM83 m78[76B2] D7624 DIODE_SCHOT_SOD-323 m78[76C6] D7664 DIODE_SCHOT_SOD-323 m78[76C3] D7810 DIODE_SCHOT_SOD-123 m78[78D7] D7890 DIODE_SCHOT_SOD-123 m78[78D2] D9400 ZENER_CASE425 m78[94C1] D9410 DIODE_SCHOT_SOD-123 m78[94D6]	DR4300 DIODE_SCHOT_SM m78[43D7] DP4310 DIODE_DUAL_6P_SOT-36 m78[43D4 43D3] 3 DP4311 DIODE_DUAL_6P_SOT-36 m78[43C4 43C3] 3 DP4320 DIODE_DUAL_6P_SOT-36 m78[43B5 43B4] 3 DP4321 DIODE_DUAL_6P_SOT-36 m78[43A5 43A4] 3 DS4599 LED_2_0X1.25MM-SM m78[45C2] F4300 FUSE_SM m78[43D6] F4310 FUSE_SM m78[43D6] F9410 FUSE_805 m78[94D5] FL4300 FILTER_4P_DLW21H-SM1 m78[43B3] FL4310 FILTER_4P_DLW21H-SM1 m78[43B3] J600 CON_M12K2_D2MT_TH1_M m78[6D7] -RT-TH J1000 MEMOM_BGA-SKT-P m78[10C3 10D7] J1000 MEMOM_BGA-SKT-P m78[11D3 11D7] J1300 CON_F60ST_D_SMI_P-ST m78[13C4] -SM J2800 BATTERY_2P_SM m78[28D8] J3100 CON_F200RT_DDR2DIMM m78[31D5] SMT_SM_F-RT-SM J3200 CON_F200RT_DDR2DIMM m78[32D5] SMT_SM_F-RT-SM J3400 CON_F52RT_D2MT_SM_F- m78[34C5] RT-SM J3900 CON_RJ45_8ANG_D3MT_T m78[39C3] H_F-ANG-TH J4300 CON_F9ANG_1394B_D6MT m78[43C2] _TH_F-ANG-TH J4301 CON_F6ANG_S3MT_1394A m78[43B2] _TH_F-ANG-TH J4401 CON_M50ST_D2MT_SMI_M m78[44C4] -ST-SM J4510 CON_M7ST_SATA_SM_M-S m78[45D7] T-SM J4610 CON_F4ANG_S4MT_USB_T m78[46D1] H_F-ANG-TH J4620 CON_F4ANG_S4MT_USB_T m78[46B4] H_F-ANG-TH J4630 CON_F4ANG_S4MT_USB_T m78[46A4] H_F-ANG-TH J4700 CON_M6ST_S2MT_SM_M-S m78[47B5] T-SM J4720 CON_F10ST_D_SMA_F-ST m78[47D2] -SM J5010 CON_M2ST_S2MT_SM_M-S m78[50C6] T-SM J5050 CON_M2ST_S2MT_SM_M-S m78[50A3] T-SM J5100 CON_F30STSM_5047_SMI m78[51B5] J5500 CON_M5ST_S2MT_SM_PN1 m78[55C7] VD_M-ST-SM J5510 CON_M2ST_S2MT_SM_M-S m78[55A7] T-SM J5511 CON_M2RT_S2MT_SM_M-R m78[55A5] T-SM J5550 CON_M3RT_S2MT_SM_M-R m78[55B7] T-SM J5551 CON_2RTSM_125_SM-2MT m78[55B6] -BLK-LF J5600 CON_M4RT_S2MT_SM_M-R m78[56D3] T-SM J5601 CON_M4RT_S2MT_SM_M-R m78[56B2] T-SM J5700 CON_4SM_WRTB_85205-0 m78[57C2] 401-BLK-ST-SM J5880 CON_M7ST_S2MT_SM_M-S m78[58C6] T-SM J8400 CON_F23ZRT_MXM_SMI_F m78[84C5] -RT-SM J8400 CON_F23ZRT_MXM_SMI_F m78[85C6] -RT-SM J9002 CON_F30ST_D_SMI_F-ST- m78[90B7] SM J9410 CON_DVI_F32ST_Q2MT_S m78[94D5] M_F-ST-SM J9800 CON_F20RT_S2MT_SMI_F m78[98C5] -RT-SM L2150 IND_0603 m78[21A7] L2173 IND_1210 m78[21D4] L2181 IND_0603 m78[21D2] L2183 IND_0603 m78[21C2] L2190 IND_0805 m78[21B3] L2195 IND_0805 m78[21A3] L2700 IND_0805-1 m78[27C8] L2702 IND_0805 m78[27A7] L2703 IND_1210 m78[27A7] L2901 IND_0402 m78[29D7] L2902 IND_0402 m78[29D3] L2903 IND_0402 m78[29C7] L3800 IND_0805-1 m78[38D7] L3810 IND_0805-1 m78[38B6] L4200 IND_0402-LF m78[42D5] L4210 IND_0402-LF m78[42B2] L4211 IND_0402-LF m78[42B2] L4300 IND_SM m78[43D3] L4301 IND_SM m78[43B4] L4610 IND_SM m78[46D3] L4612 FILTER_4P_DLW21H-SM1 m78[46D3] L4620 IND_SM m78[46C6] L4622 FILTER_4P_DLW21H-SM1 m78[46B6] L4630 IND_SM m78[46B6] L4632 FILTER_4P_DLW21H-SM1 m78[46A6] L4700 IND_SM m78[47D6] L4701 FILTER_4P_DLW21H-SM1 m78[47B6] L4710 FILTER_4P_DLW21H-SM1 m78[47A6] L5050 IND_3_8X3.8X1.5MM m78[50A4] L7100 IND_HMS56-11120-TH m78[71D2] L7101 IND_HMS56-11120-TH m78[71B2] L7200 IND_HMS56-11120-TH m78[72C3] L7300 IND_IHLP2525EZ m78[73C7] L7360 IND_IHLP2525EZ m78[73C2] L7400 IND_IHLP2525EZ m78[74C7] L7460 IND_IHLP5050-MMD12CE m78[74C2] -SM L7580 IND_IHLP5050-MMD12CE m78[75C3] -SM L7620 IND_IHLP2525EZ m78[76B7] L7680 IND_HMS56-11123-TH m78[76B2] L7700 IND_SM-MSS5131 m78[77B4] L7710 IND_IHLP m78[77D4]	L9000 IND_SM m78[90C6] L9140 IND_0402 m78[91A5] L9141 IND_0402 m78[91B5] L9142 IND_0402 m78[91B5] L9160 IND_0402 m78[91B2] L9161 IND_0402 m78[91A2] L9400 FILTER_4E_SM m78[94D7] L9401 FILTER_4E_SM m78[94D7] L9402 FILTER_4E_SM m78[94C7] L9403 FILTER_4E_SM m78[94B7] L9410 IND_SM-1 m78[94D4] LED601 LED_2_0X1.25MM-SM m78[6A8] LED602 LED_2_0X1.25MM-SM m78[6A7] LED603 LED_2_0X1.25MM-SM m78[6A6] LED604 LED_2_0X1.25MM-SM m78[6B7] LED3900 LED_2_0X1.25MM-SM m78[39A7] LED3901 LED_2_0X1.25MM-SM m78[39A7] LED3902 LED_2_0X1.25MM-SM m78[39A7] LED3903 LED_2_0X1.25MM-SM m78[39A6] LED4400 LED_2_0X1.25MM-SM m78[44B5] PP1000 PROBEPOINT_SM m78[7D7] PP1001 PROBEPOINT_SM m78[7D7] PP1002 PROBEPOINT_SM m78[7D7] PP1003 PROBEPOINT_SM m78[7D7] PP1004 PROBEPOINT_SM m78[7D7] PP1005 PROBEPOINT_SM m78[7D7] PP1006 PROBEPOINT_SM m78[7D7] PP1007 PROBEPOINT_SM m78[7D7] PP1008 PROBEPOINT_SM m78[7D7] PP1009 PROBEPOINT_SM m78[7D7] PP1010 PROBEPOINT_SM m78[7D7] PP1011 PROBEPOINT_SM m78[7D7] PP1012 PROBEPOINT_SM m78[7D7] PP1013 PROBEPOINT_SM m78[7D7] PP1014 PROBEPOINT_SM m78[7D7] PP1015 PROBEPOINT_SM m78[7D7] PP1016 PROBEPOINT_SM m78[7D7] PP1017 PROBEPOINT_SM m78[7D7] PP1018 PROBEPOINT_SM m78[7D7] PP1019 PROBEPOINT_SM m78[7D7] PP1020 PROBEPOINT_SM m78[7D7] PP1021 PROBEPOINT_SM m78[7C7] PP1022 PROBEPOINT_SM m78[7C7] PP1023 PROBEPOINT_SM m78[7C7] PP1024 PROBEPOINT_SM m78[7C7] PP1025 PROBEPOINT_SM m78[7C7] PP1026 PROBEPOINT_SM m78[7C7] PP1027 PROBEPOINT_SM m78[7C7] PP1028 PROBEPOINT_SM m78[7C7] PP1029 PROBEPOINT_SM m78[7C7] PP1030 PROBEPOINT_SM m78[7C7] PP1031 PROBEPOINT_SM m78[7C7] PP1032 PROBEPOINT_SM m78[7C7] PP1033 PROBEPOINT_SM m78[7C7] PP1034 PROBEPOINT_SM m78[7C7] PP1035 PROBEPOINT_SM m78[7C7] PP1400 PROBEPOINT_SM m78[7D6] PP1401 PROBEPOINT_SM m78[7D6] PP1402 PROBEPOINT_SM m78[7D6] PP1403 PROBEPOINT_SM m78[7D6] PP1404 PROBEPOINT_SM m78[7D6] PP1405 PROBEPOINT_SM m78[7D6] PP1406 PROBEPOINT_SM m78[7D6] PP1407 PROBEPOINT_SM m78[7D6] PP1408 PROBEPOINT_SM m78[7D6] PP1409 PROBEPOINT_SM m78[7D6] PP1410 PROBEPOINT_SM m78[7D6] PP1411 PROBEPOINT_SM m78[7D6] PP1412 PROBEPOINT_SM m78[7D6] PP1413 PROBEPOINT_SM m78[7D6] PP1414 PROBEPOINT_SM m78[7D6] PP1415 PROBEPOINT_SM m78[7D6] PP1416 PROBEPOINT_SM m78[7D6] PP1417 PROBEPOINT_SM m78[7D6] PP1418 PROBEPOINT_SM m78[7D6] PP1419 PROBEPOINT_SM m78[7D6] PP1420 PROBEPOINT_SM m78[7D6] PP1421 PROBEPOINT_SM m78[7C6] PP1422 PROBEPOINT_SM m78[7C6] PP1423 PROBEPOINT_SM m78[7C6] PP1424 PROBEPOINT_SM m78[7C6] PP1425 PROBEPOINT_SM m78[7C6] PP1426 PROBEPOINT_SM m78[7C6] PP1427 PROBEPOINT_SM m78[7C6] PP1428 PROBEPOINT_SM m78[7C6] PP1429 PROBEPOINT_SM m78[7C6] PP1430 PROBEPOINT_SM m78[7C6] PP1431 PROBEPOINT_SM m78[7C6] PP1432 PROBEPOINT_SM m78[7C6] PP1433 PROBEPOINT_SM m78[7C6] PP1434 PROBEPOINT_SM m78[7C6] PP1435 PROBEPOINT_SM m78[7C6] PP1436 PROBEPOINT_SM m78[7C6] PP1437 PROBEPOINT_SM m78[7C6] PP1438 PROBEPOINT_SM m78[7C6] PP1439 PROBEPOINT_SM m78[7C6] PP1440 PROBEPOINT_SM m78[7C6] PP1441 PROBEPOINT_SM m78[7C6] PP1442 PROBEPOINT_SM m78[7C6] PP1443 PROBEPOINT_SM m78[7C6] PP1444 PROBEPOINT_SM m78[7B6] PP1445 PROBEPOINT_SM m78[7B6] PP1446 PROBEPOINT_SM m78[7B6] PP1447 PROBEPOINT_SM m78[7B6] PP1448 PROBEPOINT_SM m78[7B6] PP1449 PROBEPOINT_SM m78[7B6] PP1450 PROBEPOINT_SM m78[7B6] PP1451 PROBEPOINT_SM m78[7			

	8	7	6	5	4	3	2	1				
D	PP1468	PROBEPOINT_SM	m78[7B6]	Q7400	TRA_FMS9620S_MLP	m78[74C6]	R2314	RES_402	m78[23C7]	R3098	RES_402	m78[30B4]
	PP1469	PROBEPOINT_SM	m78[7B6]	Q7460	TRA_FMS9620S_MICROFET	m78[74C3]	R2315	RES_402	m78[23C7]	R3100	RES_402	m78[31D2]
	PP1470	PROBEPOINT_SM	m78[7A6]		3X3		R2316	RES_402	m78[23B7]	R3101	RES_402	m78[31C2]
	PP1471	PROBEPOINT_SM	m78[7A6]	Q7461	TRA_FMS9620S_MICROFET	m78[74C3]	R2400	RES_402	m78[24C7]	R3140	RES_402	m78[31A3]
	PP1472	PROBEPOINT_SM	m78[7A6]		3X3		R2401	RES_402	m78[24C7]	R3141	RES_402	m78[31A3]
	PP1473	PROBEPOINT_SM	m78[7A6]	Q7520	TRA_MOSFET_NCHN_SP1_	m78[75D4]	R2402	RES_402	m78[24C7]	R3200	RES_402	m78[32C2]
	PP1474	PROBEPOINT_SM	m78[7A6]		MLP5X6-LFFPAK		R2403	RES_402	m78[24C7]	R3201	RES_402	m78[32C2]
	PP1475	PROBEPOINT_SM	m78[7A6]	Q7521	TRA_MOSFET_NCHN_SP2_	m78[75C4]	R2404	RES_402	m78[24C7]	R3240	RES_402	m78[32A3]
	PP1476	PROBEPOINT_SM	m78[7A6]		MLP5X6-LFFPAK		R2405	RES_402	m78[24C6]	R3241	RES_402	m78[32A3]
	PP1477	PROBEPOINT_SM	m78[7A6]	Q7603	TRA_2N7002_SOT23-LF	m78[76A6]	R2406	RES_402	m78[24B6]	R3300	RES_402	m78[33D5]
	PP1478	PROBEPOINT_SM	m78[7A6]	Q7620	TRA_FMS9620S_MLP	m78[76C7]	R2407	RES_402	m78[24C6]	R3301	RES_402	m78[33D5]
	PP1479	PROBEPOINT_SM	m78[7A6]	Q7640	TRA_SINGLE_MOSFET_PC	m78[53B7]	R2408	RES_402	m78[24C6]	R3302	RES_402	m78[33D5]
	PP1480	PROBEPOINT_SM	m78[7A6]		HN_SOT-23		R2409	RES_402	m78[24C6]	R3303	RES_402	m78[33D5]
	PP1481	PROBEPOINT_SM	m78[7A6]	Q7660	TRA_MOSFET_NCHN_SP1_	m78[76C3]	R2413	RES_402	m78[24C3]	R3304	RES_402	m78[33C5]
	PP1482	PROBEPOINT_SM	m78[7A6]		MLP5X6-LFFPAK		R2414	RES_402	m78[24B3]	R3305	RES_402	m78[33C5]
	PP1483	PROBEPOINT_SM	m78[7A6]	Q7661	TRA_MOSFET_NCHN_SP2_	m78[76B3]	R2415	RES_402	m78[24B5]	R3400	RES_402	m78[34C7]
	PP1484	PROBEPOINT_SM	m78[7A6]		MLP5X6-LFFPAK		R2423	RES_402	m78[24A3]	R3401	RES_402	m78[34C7]
	PP1485	PROBEPOINT_SM	m78[7A6]	Q7800	TRA_IRF7410_SO-8	m78[78D4]	R2424	RES_402	m78[24A3]	R3410	RES_402	m78[34A5]
	PP1486	PROBEPOINT_SM	m78[7A6]	Q7801	TRA_SINGLE_MOSFET_NC	m78[78D5]	R2425	RES_402	m78[24A3]	R3720	RES_402	m78[37C6]
	PP1487	PROBEPOINT_SM	m78[7A6]		HN_SOT23		R2426	RES_402	m78[24A3]	R3740	RES_402	m78[37B7]
	PP1488	PROBEPOINT_SM	m78[7A6]	Q7810	TRA_IRF7410_SO-8	m78[78D7]	R2427	RES_402	m78[24A3]	R3741	RES_402	m78[37B7]
	PP1489	PROBEPOINT_SM	m78[7A6]	Q7811	TRA_SINGLE_MOSFET_NC	m78[78D8]	R2428	RES_402	m78[24A3]	R3742	RES_402	m78[37B6]
	PP1490	PROBEPOINT_SM	m78[7A6]		HN_SOT23		R2429	RES_402	m78[24A3]	R3743	RES_402	m78[37B6]
	PP1491	PROBEPOINT_SM	m78[7A6]	Q7850	TRA_IRF7410_SO-8	m78[78C4]	R2430	RES_402	m78[24A3]	R3744	RES_402	m78[37B6]
	PP1492	PROBEPOINT_SM	m78[7A6]	Q7851	TRA_SINGLE_MOSFET_NC	m78[78C5]	R2431	RES_402	m78[24A3]	R3745	RES_402	m78[37B5]
	PP1493	PROBEPOINT_SM	m78[7A6]		HN_SOT23		R2432	RES_402	m78[24A3]	R3746	RES_402	m78[37B5]
	PP1900	PROBEPOINT_SM	m78[7C7]	Q7890	TRA_MOSFET_PCHN_SP1_	m78[78D2]	R2433	RES_402	m78[24A3]	R3747	RES_402	m78[37B5]
	PP2101	PROBEPOINT_SM	m78[7C7]		SO-8		R2436	RES_402	m78[24A3]	R3760	RES_402	m78[37C2]
	PP2102	PROBEPOINT_SM	m78[7C7]	Q7891	TRA_SINGLE_MOSFET_NC	m78[78C2]	R2437	RES_402	m78[24A3]	R3765	RES_402	m78[37B2]
	PP2103	PROBEPOINT_SM	m78[7B7]		HN_SOT23		R2438	RES_402	m78[24A3]	R3780	RES_402	m78[37B2]
	PP2104	PROBEPOINT_SM	m78[7B7]	Q7892	TRA_2N7002DW_SOT-363	m78[78C2 78C1]	R2439	RES_402	m78[24A3]	R3781	RES_402	m78[37B2]
	PP2105	PROBEPOINT_SM	m78[7B7]	Q7895	TRA_MOSFET_NCHN_BP_S	m78[78B6]	R2440	RES_402	m78[24A3]	R3801	RES_402	m78[38C6]
	PP2106	PROBEPOINT_SM	m78[7B7]		O-8		R2441	RES_402	m78[24A3]	R3811	RES_402	m78[38A5]
	PP2107	PROBEPOINT_SM	m78[7B7]	Q7896	TRA_2N7002_SOT23-LF	m78[78A7]	R2442	RES_402	m78[24A3]	R3820	RES_603	m78[38B8]
	PP2108	PROBEPOINT_SM	m78[7B7]	Q7897	TRA_SINGLE_MOSFET_NC	m78[78A6]	R2500	RES_402	m78[25D7]	R3821	RES_603	m78[38B8]
	PP2109	PROBEPOINT_SM	m78[7B7]		HN_SOT23		R2502	RES_402	m78[25D7]	R3880	RES_402	m78[38D3]
	PP2110	PROBEPOINT_SM	m78[7B7]	Q9000	TRA_1343DV_T50P-LF	m78[90C7]	R2503	RES_402	m78[25D6]	R3890	RES_603	m78[38C5]
	PP2111	PROBEPOINT_SM	m78[7B7]	Q9001	TRA_2N7002_SOT23-LF	m78[90B7]	R2505	RES_402	m78[25D6]	R3900	RES_805	m78[39D7]
	PP2112	PROBEPOINT_SM	m78[7B7]	Q9111	TRA_2N7002DW_SOT-363	m78[94D2 94C2]	R2506	RES_402	m78[25D6]	R3901	RES_603	m78[39A7]
	PP2113	PROBEPOINT_SM	m78[7B7]	R600	RES_402	m78[6A7]	R2507	RES_402	m78[25D6]	R3902	RES_603	m78[39A7]
	PP2114	PROBEPOINT_SM	m78[7B7]	R602	RES_402	m78[6A8]	R2510	RES_402	m78[25D6]	R3903	RES_603	m78[39A7]
	PP2115	PROBEPOINT_SM	m78[7B7]	R604	RES_402	m78[6B7]	R2511	RES_402	m78[25A8]	R3904	RES_603	m78[39A6]
	PP2116	PROBEPOINT_SM	m78[7B7]	R605	RES_603	m78[6A6]	R2512	RES_402	m78[25A8]	R3910	RES_402	m78[39B5]
	PP2117	PROBEPOINT_SM	m78[7B7]	R610	RES_402	m78[6D6]	R2514	RES_402	m78[25A7]	R3911	RES_402	m78[39B5]
	PP2118	PROBEPOINT_SM	m78[7B7]	R1002	RES_402	m78[10D5]	R2515	RES_402	m78[25A7]	R3912	RES_402	m78[39B4]
	PP2119	PROBEPOINT_SM	m78[7B7]	R1003	RES_402	m78[10C5]	R2516	RES_402	m78[25A7]	R3913	RES_402	m78[39B4]
	PP2120	PROBEPOINT_SM	m78[7B7]	R1004	RES_402	m78[10C5]	R2523	RES_402	m78[25B3]	R4000	RES_402	m78[40B7]
PP2121	PROBEPOINT_SM	m78[7A7]	R1005	RES_402	m78[10B5]	R2524	RES_402	m78[25C2]	R4001	RES_402	m78[40C7]	
PP2122	PROBEPOINT_SM	m78[7A7]	R1006	RES_402	m78[10B5]	R2525	RES_402	m78[25C2]	R4002	RES_402	m78[40C7]	
PP2123	PROBEPOINT_SM	m78[7A7]	R1007	RES_402	m78[10A4]	R2526	RES_402	m78[25C2]	R4010	RES_402	m78[40C2]	
PP2124	PROBEPOINT_SM	m78[7A7]	R1012	RES_402	m78[10A4]	R2527	RES_402	m78[25B2]	R4011	RES_402	m78[40B2]	
PP2125	PROBEPOINT_SM	m78[7A7]	R1016	RES_402	m78[10B1]	R2528	RES_402	m78[25B2]	R4012	RES_402	m78[40B2]	
PP2126	PROBEPOINT_SM	m78[7A7]	R1017	RES_402	m78[10B1]	R2529	RES_402	m78[25B2]	R4013	RES_402	m78[40C2]	
PP2127	PROBEPOINT_SM	m78[7A7]	R1018	RES_402	m78[10B1]	R2530	RES_402	m78[25B4]	R4080	RES_402	m78[40B8]	
PP2128	PROBEPOINT_SM	m78[7A7]	R1019	RES_402	m78[10B1]	R2531	RES_402	m78[25B4]	R4090	RES_402	m78[40B6]	
PP2129	PROBEPOINT_SM	m78[7A7]	R1020	RES_402	m78[10B7]	R2532	RES_402	m78[25D3]	R4200	RES_402	m78[42C7]	
PP2130	PROBEPOINT_SM	m78[7A7]	R1021	RES_402	m78[10B7]	R2533	RES_402	m78[25D3]	R4250	RES_402	m78[42D3]	
PP2131	PROBEPOINT_SM	m78[7A7]	R1022	RES_402	m78[10A7]	R2534	RES_402	m78[25D2]	R4251	RES_402	m78[42D2]	
PP2132	PROBEPOINT_SM	m78[7B7]	R1023	RES_402	m78[10A7]	R2535	RES_402	m78[25D3]	R4252	RES_402	m78[42D2]	
PP2133	PROBEPOINT_SM	m78[7B7]	R1024	RES_402	m78[10A7]	R2536	RES_402	m78[25A4]	R4260	RES_402	m78[42C3]	
PP3700	PROBEPOINT_SM	m78[7D5]	R1030	RES_402	m78[10A4]	R2544	RES_402	m78[25A4]	R4261	RES_402	m78[42C2]	
PP3701	PROBEPOINT_SM	m78[7D5]	R1100	RES_402	m78[11B5]	R2545	RES_402	m78[25A4]	R4262	RES_402	m78[42C2]	
PP3702	PROBEPOINT_SM	m78[7D5]	R1101	RES_402	m78[11A5]	R2546	RES_402	m78[25A4]	R4300	RES_2512	m78[43D7]	
PP3703	PROBEPOINT_SM	m78[7D5]	R1290	RES_402	m78[12C2]	R2547	RES_402	m78[25D6]	R4301	RES_2512	m78[43D7]	
PP3704	PROBEPOINT_SM	m78[7D5]	R1291	RES_402	m78[12C2]	R2550	RES_402	m78[25D7]	R4302	RES_805	m78[43D7]	
PP4000	PROBEPOINT_SM	m78[7D5]	R1292	RES_402	m78[12C2]	R2551	RES_402	m78[25D7]	R4335	RES_402	m78[43B2]	
PP4001	PROBEPOINT_SM	m78[7D5]	R1293	RES_402	m78[12C2]	R2552	RES_402	m78[25D7]	R4350	RES_402	m78[43C7]	
PP4002	PROBEPOINT_SM	m78[7D5]	R1294	RES_402	m78[12C2]	R2553	RES_402	m78[25D7]	R4351	RES_402	m78[43C7]	
PP4003	PROBEPOINT_SM	m78[7D5]	R1295	RES_402	m78[12C2]	R2596	RES_402	m78[25A4]	R4352	RES_402	m78[43B7]	
PP4004	PROBEPOINT_SM	m78[7D5]	R1296	RES_402	m78[12C2]	R2597	RES_402	m78[25A4]	R4353	RES_402	m78[43B7]	
PP4900	PROBEPOINT_SM	m78[7C5]	R1303	RES_402	m78[13B2]	R2598	RES_402	m78[25A4]	R4354	RES_402	m78[43B7]	
PP4901	PROBEPOINT_SM	m78[7C5]	R1315	RES_402	m78[13C6]	R2700	RES_603	m78[27A8]	R4360	RES_402	m78[43C7]	
PP4902	PROBEPOINT_SM	m78[7C5]	R1330	RES_402	m78[13C5]	R2701	RES_402	m78[27D8]	R4361	RES_402	m78[43C7]	
PP4903	PROBEPOINT_SM	m78[7C5]	R1331	RES_402	m78[13C5]	R2702	RES_402	m78[27D8]	R4362	RES_402	m78[43B7]	
Q600	TRA_2N7002_SOT23-LF	m78[6A8]	R1399	RES_402	m78[13C7]	R2710	RES_402	m78[27B2]	R4363	RES_402	m78[43B7]	
Q610	TRA_2N7002_SOT23-LF	m78[6D7]	R1410	RES_402	m78[14B6]	R2715	RES_402	m78[27A8]	R4364	RES_402	m78[43B7]	
Q3800	TRA_PBS5540Z_SOT223	m78[38C5]	R1411	RES_402	m78[14A6]	R2800	RES_402	m78[28B5]	R4390	RES_402	m78[43A7]	
Q3810	TRA_PBS5540Z_SOT223	m78[38A4]	R1415	RES_402	m78[14A6]	R2803	RES_402	m78[28A6]	R4403	RES_402	m78[44C5]	
Q4200	TRA_BCP69_SOT223-4	m78[42D6]	R1420	RES_402	m78[14B6]	R2806	RES_402	m78[28D6]	R4451	RES_402	m78[44C5]	
Q4600	TRA_2N7002_SOT23-LF	m78[46C8]	R1421	RES_402	m78[14B6]	R2807	RES_402	m78[28D7]	R4453	RES_402	m78[44C4]	
Q5050	TRA_DUAL_MMDT3906_SO	m78[50A6 50A7]	R1425	RES_402	m78[14A7]	R2809	RES_402	m78[28C7]	R4457	RES_402	m78[44B6]	
	T-363		R1426	RES_402	m78[14A7]	R2810	RES_402	m78[28C7]	R4458	RES_402	m78[44B5]	
Q5052	TRA_2N7002_SOT23-LF	m78[50A8]	R1510	RES_402	m78[15D3]	R2850	RES_402	m78[28B1]	R4459	RES_402	m78[44B5]	
Q5077	TRA_DUAL_MMDT3904_SO	m78[50D1 50D2]	R1610	RES_402	m78[16C2]	R2881	RES_402	m78[28D2]	R4590	RES_402	m78[45B1]	
	T-363-LF		R1611	RES_402	m78[16C2]	R2883	RES_402	m78[28D2]	R4599	RES_603	m78[45C2]	
Q5095	TRA_2N7002DW_SOT-363	m78[50C2 50C2]	R1620	RES_402	m78[16C1]	R2885	RES_402	m78[28D2]	R4600	RES_402	m78[45B1]	
Q5190	TRA_DUAL_MMDT3904_SO	m78[51B3 51C4]	R1622	RES_402	m78[16C1]	R2890	RES_402	m78[28C2]	R4650	RES_402	m78[46D4]	
	T-363-LF		R1624	RES_402	m78[16C1]	R2891	RES_402	m78[28D2]	R4651	RES_402	m78[46C4]	
Q5339	TRA_2N7002_SOT23-LF	m78[53B7]	R1630	RES_402	m78[16B7]	R2892	RES_402	m78[28C2]	R4652	RES_402	m78[46C4]	
Q5341	TRA_FDC796N_SUPERSOT	m78[53B6]	R1631	RES_402	m78[16B7]	R2893	RES_402	m78[28C2]	R4701	RES_402	m78[47B6]	
	-6		R1640	RES_402	m78[16A3]	R2896	RES_402	m78[28A4]	R4702	RES_402	m78[47B6]	
Q5600	TRA_NTH55443T1_1206A	m78[56D4]	R1641	RES_402	m78[16A3]	R2897	RES_402	m78[28A4]	R4710	RES_402	m78[47A6]	
	-03-LF		R1655	RES_402	m78[16D7]	R2900	RES_402	m78[29C6]	R4711	RES_402	m78[47A6]	
Q5602	TRA_2N7002_SOT23-LF	m78[56D6]	R1659	RES_402	m78[16B7]	R2901	RES_402	m78[29D3]	R4720	RES_402	m78[47C2]	
Q5603	TRA_NTH55443T1_1206A	m78[56B4]	R1666	RES_402	m78[16C7]	R2902	RES_402	m78[29C3]	R4721	RES_402	m78[47C2]	
	-03-LF		R1669	RES_402	m78[16C7]	R2903	RES_402	m78[29B6]	R4901	RES_402	m78	

