


TABLE OF CONTENTS

<p>PAGE</p> <p>5- DC& BATTERY CHARGER</p> <p>6- SELECT & BATTERY CONN</p> <p>7- +V5A,+V3A & +V2.5S</p> <p>8- OCP</p> <p>9- +VCC_NB & +V1.2A</p> <p>10- +VCC_CORE</p> <p>11- POWER</p> <p>12- DDR2 POWER</p> <p>13- POWER(SLEEP)</p> <p>14- POWER(SEQUENCE)</p>	<p>PAGE</p> <p>15- CLOCK_GENERATOR</p> <p>16- CPU-1</p> <p>17- CPU-2</p> <p>18- CPU-3</p> <p>19- CPU-4</p> <p>20- DDR2-DIMM0</p> <p>21- DDR2-DIMM1</p> <p>22- DDR2-DAMPING</p> <p>23- THERMAL&FAN CONTROLLER</p> <p>24- RX781-1</p> <p>25- RX781-2</p> <p>26- RX781-3</p> <p>27- RX781-4</p> <p>28- GPU-AMD-M92S-LP-1</p> <p>29- GPU-AMD-M92S-LP-2</p> <p>29- GPU-AMD-M92S-LP-3</p> <p>30- GPU-AMD-M92S-LP-4</p> <p>32- Video RAM(GDDR2)-1</p> <p>33- Video RAM(GDDR2)-2</p> <p>34- CRT</p> <p>35- LCD CONN</p> <p>36- SB700-1</p> <p>37- SB700-2</p> <p>38- SB700-3</p> <p>39- SB700-4</p>	<p>PAGE</p> <p>40- KBC</p> <p>41- KB & TP CONN</p> <p>42- SPI</p> <p>43- HDD & ODD CONN</p> <p>44- USB CONN</p> <p>45- USB WEBCAM CONN</p> <p>46- AZALIA IDT CODEC</p> <p>47- Earphone & MIC JACK</p> <p>48- AUDIO AMP & HP JACK</p> <p>49- MDC CNTR</p> <p>50- NIC 10/100 LAN- CONTROLLER</p> <p>51- RJ45 CONN</p> <p>52- MINICARD & BT CONN</p> <p>53- NEW CARD</p> <p>54- BUTTON & LED</p> <p>55- SCREW</p> <p>56- SWITCH Board</p> <p>57- 15" ODD Extend Board</p> <p>58- FLASH MEDIA CARD</p>
---	--	---

INVENTEC


TITLE VV09 AMD-DIS			
Table Of Content			
SIZE A3	CODE CS	DOC. NUMBER 1310A22588-0-MTR	REV A03
CHANGE by EDI CHEN		16-Apr-2009	
SHEET		OF	
2		58	



INVENTEC

TITLE **VV09 AMD-DIS**
Block Diagram


SIZE	CODE	DOC. NUMBER	REV
A3	CS	1310A22588-0-MTR	A03



Note:
 high power trace

Icharger=3A
 CELLSEL#=0,Vcharger=12.6V
 CELLSEL#=1,Vcharger=16.8V

INVENTEC			
TITLE VV09 AMD-DIS DC & BATTERY CHARGER			
SIZE	CODE	DOC NUMBER	REV
A3	CS	I310A22588-0-MTR	A03
CHANGE by		SHEET	
EDI CHEN		5 OF 58	




INVENTEC


TITLE **VV09 AMD-DIS
SELECT & BATTERY CONN**

SIZE A3	CODE CS	DOC NUMBER I310A22588-0-MTR	REV A03
----------------	----------------	------------------------------------	----------------

CHANGE by **EDI CHEN** 16-Apr-2009 SHEET **6** OF **58**



INVENTEC			
TITLE VV09 AMD-DIS +V5A,+V3A&+V2.5S			
SIZE A3	CODE CS	DOC NUMBER I310A22588-0-MTR	REV A03
CHANGE by EDI CHEN		24-Apr-2009	
SHEET 7		OF 58	




INVENTEC

TITLE **VV09 AMD-DIS**
OC


SIZE	CODE	DOC. NUMBER	REV
A3	CS	1310A22588-0-MTR	A03

CHANGE by **EDI CHEN** 16-Apr-2009

SHEET 8 OF 58



INVENTEC			
TITLE VV09 AMD-DIS			
+VCC_NB & +V1.2A			
SIZE A3	CODE CS	DOC NUMBER I310A22588-0-MT	REV A03
CHANGE by EDI CHEN		16-Apr-2009	
SHEET 9		OF 58	




INVENTEC

TITLE VV09 AMD-DIS
+VCC_CORE


SIZE	CODE	DOC. NUMBER	REV
A3	CS	I310A22588-0-MTR	A03

CHANGE by EDI CHEN 16-Apr-2009

SHEET	OF
10	58



INVENTEC			
TITLE VV09 AMD-DIS POWER			
SIZE A3	CODE CS	DOC. NUMBER I310A22588-0-MTR	REV A03
CHANGE by EDI CHEN		16-Apr-2009	
SHEET		11 OF 58	




NOTE: DDR2 REGULATOR

INVENTEC


TITLE **VV09 AMD-DIS
DDR2 POWER**

SIZE A3	CODE CS	DOC. NUMBER I310A22588-0-MTR	REV A03
SHEET 12		OF 58	


CHANGE by **EDI CHEN** 16-Apr-2009



INVENTEC			
TITLE VV09 AMD-DIS			
POWER(Sleep)			
SIZE A3	CODE CS	DOC. NUMBER I310A22588-0-MTR	REV A03
CHANGE by EDI CHEN		16-Apr-2009	
SHEET 13		OF 58	




INVENTEC			
TITLE VV09 AMD-DIS POWER(Sequence)			
SIZE A3	CODE CS	DOC NUMBER I310A22588-0-MTR	REV A03
CHANGE by EDI CHEN		16-Apr-2009	
SHEET 14		OF 58	




INVENTEC			
TITLE VV09 AMD-DIS CLOCK GENERATOR			
SIZE A3	CODE CS	DOC. NUMBER I310A22588-0-MTR	REV A03
CHANGE by EDI CHEN		16-Apr-2009	
SHEET 15		OF 58	

	1	2	3	4	5	6	7	8																																																																																																																																																																																																																																																																																																																																	
A	<div style="text-align: center;"> <p>CN6-1</p> <table border="0"> <tr> <td>L0_CLKIN1</td><td>24-</td><td>J5</td><td>L0_CLKIN_H1</td><td>L0_CLKOUT_H1</td><td>Y4</td><td>24-</td><td>L0_CLKOUT1</td> </tr> <tr> <td>L0_CLKIN1#</td><td>24-</td><td>K5</td><td>L0_CLKIN_L1</td><td>L0_CLKOUT_L1</td><td>Y5</td><td>24-</td><td>L0_CLKOUT1#</td> </tr> <tr> <td>L0_CLKIN0</td><td>24-</td><td>J3</td><td>L0_CLKIN_H0</td><td>L0_CLKOUT_H0</td><td>Y1</td><td>24-</td><td>L0_CLKOUT0</td> </tr> <tr> <td>L0_CLKIN0#</td><td>24-</td><td>J2</td><td>L0_CLKIN_L0</td><td>L0_CLKOUT_L0</td><td>W1</td><td>24-</td><td>L0_CLKOUT0#</td> </tr> <tr> <td>L0_CTLIN1</td><td>24-</td><td>P3</td><td>L0_CTLIN_H1</td><td>L0_CTLOUT_H1</td><td>T5</td><td>24-</td><td>L0_CTLOUT1</td> </tr> <tr> <td>L0_CTLIN1#</td><td>24-</td><td>P4</td><td>L0_CTLIN_L1</td><td>L0_CTLOUT_L1</td><td>R5</td><td>24-</td><td>L0_CTLOUT1#</td> </tr> <tr> <td>L0_CTLIN0</td><td>24-</td><td>N1</td><td>L0_CTLIN_H0</td><td>L0_CTLOUT_H0</td><td>R2</td><td>24-</td><td>L0_CTLOUT0</td> </tr> <tr> <td>L0_CTLIN0#</td><td>24-</td><td>P1</td><td>L0_CTLIN_L0</td><td>L0_CTLOUT_L0</td><td>R3</td><td>24-</td><td>L0_CTLOUT0#</td> </tr> <tr> <td>L0_CADIN15</td><td>24-</td><td>N5</td><td>L0_CADIN_H15</td><td>L0_CADOUT_H15</td><td>T4</td><td>24-</td><td>L0_CADOUT15</td> </tr> <tr> <td>L0_CADIN15#</td><td>24-</td><td>P5</td><td>L0_CADIN_L15</td><td>L0_CADOUT_L15</td><td>T3</td><td>24-</td><td>L0_CADOUT15#</td> </tr> <tr> <td>L0_CADIN14</td><td>24-</td><td>M3</td><td>L0_CADIN_H14</td><td>L0_CADOUT_H14</td><td>V5</td><td>24-</td><td>L0_CADOUT14</td> </tr> <tr> <td>L0_CADIN14#</td><td>24-</td><td>M4</td><td>L0_CADIN_L14</td><td>L0_CADOUT_L14</td><td>U5</td><td>24-</td><td>L0_CADOUT14#</td> </tr> <tr> <td>L0_CADIN13</td><td>24-</td><td>L6</td><td>L0_CADIN_H13</td><td>L0_CADOUT_H13</td><td>V4</td><td>24-</td><td>L0_CADOUT13</td> </tr> <tr> <td>L0_CADIN13#</td><td>24-</td><td>M5</td><td>L0_CADIN_L13</td><td>L0_CADOUT_L13</td><td>V3</td><td>24-</td><td>L0_CADOUT13#</td> </tr> <tr> <td>L0_CADIN12</td><td>24-</td><td>K3</td><td>L0_CADIN_H12</td><td>L0_CADOUT_H12</td><td>V5</td><td>24-</td><td>L0_CADOUT12</td> </tr> <tr> <td>L0_CADIN12#</td><td>24-</td><td>K4</td><td>L0_CADIN_L12</td><td>L0_CADOUT_L12</td><td>W5</td><td>24-</td><td>L0_CADOUT12#</td> </tr> <tr> <td>L0_CADIN11</td><td>24-</td><td>H3</td><td>L0_CADIN_H11</td><td>L0_CADOUT_H11</td><td>AB5</td><td>24-</td><td>L0_CADOUT11</td> </tr> <tr> <td>L0_CADIN11#</td><td>24-</td><td>H4</td><td>L0_CADIN_L11</td><td>L0_CADOUT_L11</td><td>AA5</td><td>24-</td><td>L0_CADOUT11#</td> </tr> <tr> <td>L0_CADIN10</td><td>24-</td><td>G5</td><td>L0_CADIN_H10</td><td>L0_CADOUT_H10</td><td>AB4</td><td>24-</td><td>L0_CADOUT10</td> </tr> <tr> <td>L0_CADIN10#</td><td>24-</td><td>H5</td><td>L0_CADIN_L10</td><td>L0_CADOUT_L10</td><td>AB3</td><td>24-</td><td>L0_CADOUT10#</td> </tr> <tr> <td>L0_CADIN9</td><td>24-</td><td>F3</td><td>L0_CADIN_H9</td><td>L0_CADOUT_H9</td><td>AB5</td><td>24-</td><td>L0_CADOUT9</td> </tr> <tr> <td>L0_CADIN9#</td><td>24-</td><td>F4</td><td>L0_CADIN_L9</td><td>L0_CADOUT_L9</td><td>AC5</td><td>24-</td><td>L0_CADOUT9#</td> </tr> <tr> <td>L0_CADIN8</td><td>24-</td><td>E5</td><td>L0_CADIN_H8</td><td>L0_CADOUT_H8</td><td>AD4</td><td>24-</td><td>L0_CADOUT8</td> </tr> <tr> <td>L0_CADIN8#</td><td>24-</td><td>F5</td><td>L0_CADIN_L8</td><td>L0_CADOUT_L8</td><td>AD3</td><td>24-</td><td>L0_CADOUT8#</td> </tr> <tr> <td>L0_CADIN7</td><td>24-</td><td>N3</td><td>L0_CADIN_H7</td><td>L0_CADOUT_H7</td><td>T1</td><td>24-</td><td>L0_CADOUT7</td> </tr> <tr> <td>L0_CADIN7#</td><td>24-</td><td>N2</td><td>L0_CADIN_L7</td><td>L0_CADOUT_L7</td><td>R1</td><td>24-</td><td>L0_CADOUT7#</td> </tr> <tr> <td>L0_CADIN6</td><td>24-</td><td>L1</td><td>L0_CADIN_H6</td><td>L0_CADOUT_H6</td><td>U2</td><td>24-</td><td>L0_CADOUT6</td> </tr> <tr> <td>L0_CADIN6#</td><td>24-</td><td>M1</td><td>L0_CADIN_L6</td><td>L0_CADOUT_L6</td><td>U3</td><td>24-</td><td>L0_CADOUT6#</td> </tr> <tr> <td>L0_CADIN5</td><td>24-</td><td>L3</td><td>L0_CADIN_H5</td><td>L0_CADOUT_H5</td><td>V1</td><td>24-</td><td>L0_CADOUT5</td> </tr> <tr> <td>L0_CADIN5#</td><td>24-</td><td>L2</td><td>L0_CADIN_L5</td><td>L0_CADOUT_L5</td><td>U1</td><td>24-</td><td>L0_CADOUT5#</td> </tr> <tr> <td>L0_CADIN4</td><td>24-</td><td>J1</td><td>L0_CADIN_H4</td><td>L0_CADOUT_H4</td><td>W2</td><td>24-</td><td>L0_CADOUT4</td> </tr> <tr> <td>L0_CADIN4#</td><td>24-</td><td>K1</td><td>L0_CADIN_L4</td><td>L0_CADOUT_L4</td><td>W3</td><td>24-</td><td>L0_CADOUT4#</td> </tr> <tr> <td>L0_CADIN3</td><td>24-</td><td>G1</td><td>L0_CADIN_H3</td><td>L0_CADOUT_H3</td><td>AA2</td><td>24-</td><td>L0_CADOUT3</td> </tr> <tr> <td>L0_CADIN3#</td><td>24-</td><td>H1</td><td>L0_CADIN_L3</td><td>L0_CADOUT_L3</td><td>AA3</td><td>24-</td><td>L0_CADOUT3#</td> </tr> <tr> <td>L0_CADIN2</td><td>24-</td><td>G3</td><td>L0_CADIN_H2</td><td>L0_CADOUT_H2</td><td>AB1</td><td>24-</td><td>L0_CADOUT2</td> </tr> <tr> <td>L0_CADIN2#</td><td>24-</td><td>G2</td><td>L0_CADIN_L2</td><td>L0_CADOUT_L2</td><td>AA1</td><td>24-</td><td>L0_CADOUT2#</td> </tr> <tr> <td>L0_CADIN1</td><td>24-</td><td>E1</td><td>L0_CADIN_H1</td><td>L0_CADOUT_H1</td><td>AC2</td><td>24-</td><td>L0_CADOUT1</td> </tr> <tr> <td>L0_CADIN1#</td><td>24-</td><td>F1</td><td>L0_CADIN_L1</td><td>L0_CADOUT_L1</td><td>AC3</td><td>24-</td><td>L0_CADOUT1#</td> </tr> <tr> <td>L0_CADIN0</td><td>24-</td><td>E3</td><td>L0_CADIN_H0</td><td>L0_CADOUT_H0</td><td>AD1</td><td>24-</td><td>L0_CADOUT0</td> </tr> <tr> <td>L0_CADIN0#</td><td>24-</td><td>E2</td><td>L0_CADIN_L0</td><td>L0_CADOUT_L0</td><td>AC1</td><td>24-</td><td>L0_CADOUT0#</td> </tr> </table> <p>FOX_PZ63823_284S_41F_TEMP_638P</p> </div>									L0_CLKIN1	24-	J5	L0_CLKIN_H1	L0_CLKOUT_H1	Y4	24-	L0_CLKOUT1	L0_CLKIN1#	24-	K5	L0_CLKIN_L1	L0_CLKOUT_L1	Y5	24-	L0_CLKOUT1#	L0_CLKIN0	24-	J3	L0_CLKIN_H0	L0_CLKOUT_H0	Y1	24-	L0_CLKOUT0	L0_CLKIN0#	24-	J2	L0_CLKIN_L0	L0_CLKOUT_L0	W1	24-	L0_CLKOUT0#	L0_CTLIN1	24-	P3	L0_CTLIN_H1	L0_CTLOUT_H1	T5	24-	L0_CTLOUT1	L0_CTLIN1#	24-	P4	L0_CTLIN_L1	L0_CTLOUT_L1	R5	24-	L0_CTLOUT1#	L0_CTLIN0	24-	N1	L0_CTLIN_H0	L0_CTLOUT_H0	R2	24-	L0_CTLOUT0	L0_CTLIN0#	24-	P1	L0_CTLIN_L0	L0_CTLOUT_L0	R3	24-	L0_CTLOUT0#	L0_CADIN15	24-	N5	L0_CADIN_H15	L0_CADOUT_H15	T4	24-	L0_CADOUT15	L0_CADIN15#	24-	P5	L0_CADIN_L15	L0_CADOUT_L15	T3	24-	L0_CADOUT15#	L0_CADIN14	24-	M3	L0_CADIN_H14	L0_CADOUT_H14	V5	24-	L0_CADOUT14	L0_CADIN14#	24-	M4	L0_CADIN_L14	L0_CADOUT_L14	U5	24-	L0_CADOUT14#	L0_CADIN13	24-	L6	L0_CADIN_H13	L0_CADOUT_H13	V4	24-	L0_CADOUT13	L0_CADIN13#	24-	M5	L0_CADIN_L13	L0_CADOUT_L13	V3	24-	L0_CADOUT13#	L0_CADIN12	24-	K3	L0_CADIN_H12	L0_CADOUT_H12	V5	24-	L0_CADOUT12	L0_CADIN12#	24-	K4	L0_CADIN_L12	L0_CADOUT_L12	W5	24-	L0_CADOUT12#	L0_CADIN11	24-	H3	L0_CADIN_H11	L0_CADOUT_H11	AB5	24-	L0_CADOUT11	L0_CADIN11#	24-	H4	L0_CADIN_L11	L0_CADOUT_L11	AA5	24-	L0_CADOUT11#	L0_CADIN10	24-	G5	L0_CADIN_H10	L0_CADOUT_H10	AB4	24-	L0_CADOUT10	L0_CADIN10#	24-	H5	L0_CADIN_L10	L0_CADOUT_L10	AB3	24-	L0_CADOUT10#	L0_CADIN9	24-	F3	L0_CADIN_H9	L0_CADOUT_H9	AB5	24-	L0_CADOUT9	L0_CADIN9#	24-	F4	L0_CADIN_L9	L0_CADOUT_L9	AC5	24-	L0_CADOUT9#	L0_CADIN8	24-	E5	L0_CADIN_H8	L0_CADOUT_H8	AD4	24-	L0_CADOUT8	L0_CADIN8#	24-	F5	L0_CADIN_L8	L0_CADOUT_L8	AD3	24-	L0_CADOUT8#	L0_CADIN7	24-	N3	L0_CADIN_H7	L0_CADOUT_H7	T1	24-	L0_CADOUT7	L0_CADIN7#	24-	N2	L0_CADIN_L7	L0_CADOUT_L7	R1	24-	L0_CADOUT7#	L0_CADIN6	24-	L1	L0_CADIN_H6	L0_CADOUT_H6	U2	24-	L0_CADOUT6	L0_CADIN6#	24-	M1	L0_CADIN_L6	L0_CADOUT_L6	U3	24-	L0_CADOUT6#	L0_CADIN5	24-	L3	L0_CADIN_H5	L0_CADOUT_H5	V1	24-	L0_CADOUT5	L0_CADIN5#	24-	L2	L0_CADIN_L5	L0_CADOUT_L5	U1	24-	L0_CADOUT5#	L0_CADIN4	24-	J1	L0_CADIN_H4	L0_CADOUT_H4	W2	24-	L0_CADOUT4	L0_CADIN4#	24-	K1	L0_CADIN_L4	L0_CADOUT_L4	W3	24-	L0_CADOUT4#	L0_CADIN3	24-	G1	L0_CADIN_H3	L0_CADOUT_H3	AA2	24-	L0_CADOUT3	L0_CADIN3#	24-	H1	L0_CADIN_L3	L0_CADOUT_L3	AA3	24-	L0_CADOUT3#	L0_CADIN2	24-	G3	L0_CADIN_H2	L0_CADOUT_H2	AB1	24-	L0_CADOUT2	L0_CADIN2#	24-	G2	L0_CADIN_L2	L0_CADOUT_L2	AA1	24-	L0_CADOUT2#	L0_CADIN1	24-	E1	L0_CADIN_H1	L0_CADOUT_H1	AC2	24-	L0_CADOUT1	L0_CADIN1#	24-	F1	L0_CADIN_L1	L0_CADOUT_L1	AC3	24-	L0_CADOUT1#	L0_CADIN0	24-	E3	L0_CADIN_H0	L0_CADOUT_H0	AD1	24-	L0_CADOUT0	L0_CADIN0#	24-	E2	L0_CADIN_L0	L0_CADOUT_L0	AC1	24-	L0_CADOUT0#
L0_CLKIN1										24-	J5	L0_CLKIN_H1	L0_CLKOUT_H1	Y4	24-	L0_CLKOUT1																																																																																																																																																																																																																																																																																																																									
L0_CLKIN1#										24-	K5	L0_CLKIN_L1	L0_CLKOUT_L1	Y5	24-	L0_CLKOUT1#																																																																																																																																																																																																																																																																																																																									
L0_CLKIN0										24-	J3	L0_CLKIN_H0	L0_CLKOUT_H0	Y1	24-	L0_CLKOUT0																																																																																																																																																																																																																																																																																																																									
L0_CLKIN0#										24-	J2	L0_CLKIN_L0	L0_CLKOUT_L0	W1	24-	L0_CLKOUT0#																																																																																																																																																																																																																																																																																																																									
L0_CTLIN1										24-	P3	L0_CTLIN_H1	L0_CTLOUT_H1	T5	24-	L0_CTLOUT1																																																																																																																																																																																																																																																																																																																									
L0_CTLIN1#										24-	P4	L0_CTLIN_L1	L0_CTLOUT_L1	R5	24-	L0_CTLOUT1#																																																																																																																																																																																																																																																																																																																									
L0_CTLIN0										24-	N1	L0_CTLIN_H0	L0_CTLOUT_H0	R2	24-	L0_CTLOUT0																																																																																																																																																																																																																																																																																																																									
L0_CTLIN0#										24-	P1	L0_CTLIN_L0	L0_CTLOUT_L0	R3	24-	L0_CTLOUT0#																																																																																																																																																																																																																																																																																																																									
L0_CADIN15										24-	N5	L0_CADIN_H15	L0_CADOUT_H15	T4	24-	L0_CADOUT15																																																																																																																																																																																																																																																																																																																									
L0_CADIN15#										24-	P5	L0_CADIN_L15	L0_CADOUT_L15	T3	24-	L0_CADOUT15#																																																																																																																																																																																																																																																																																																																									
L0_CADIN14										24-	M3	L0_CADIN_H14	L0_CADOUT_H14	V5	24-	L0_CADOUT14																																																																																																																																																																																																																																																																																																																									
L0_CADIN14#										24-	M4	L0_CADIN_L14	L0_CADOUT_L14	U5	24-	L0_CADOUT14#																																																																																																																																																																																																																																																																																																																									
L0_CADIN13										24-	L6	L0_CADIN_H13	L0_CADOUT_H13	V4	24-	L0_CADOUT13																																																																																																																																																																																																																																																																																																																									
L0_CADIN13#										24-	M5	L0_CADIN_L13	L0_CADOUT_L13	V3	24-	L0_CADOUT13#																																																																																																																																																																																																																																																																																																																									
L0_CADIN12										24-	K3	L0_CADIN_H12	L0_CADOUT_H12	V5	24-	L0_CADOUT12																																																																																																																																																																																																																																																																																																																									
L0_CADIN12#										24-	K4	L0_CADIN_L12	L0_CADOUT_L12	W5	24-	L0_CADOUT12#																																																																																																																																																																																																																																																																																																																									
L0_CADIN11										24-	H3	L0_CADIN_H11	L0_CADOUT_H11	AB5	24-	L0_CADOUT11																																																																																																																																																																																																																																																																																																																									
L0_CADIN11#										24-	H4	L0_CADIN_L11	L0_CADOUT_L11	AA5	24-	L0_CADOUT11#																																																																																																																																																																																																																																																																																																																									
L0_CADIN10										24-	G5	L0_CADIN_H10	L0_CADOUT_H10	AB4	24-	L0_CADOUT10																																																																																																																																																																																																																																																																																																																									
L0_CADIN10#	24-	H5	L0_CADIN_L10	L0_CADOUT_L10	AB3	24-	L0_CADOUT10#																																																																																																																																																																																																																																																																																																																																		
L0_CADIN9	24-	F3	L0_CADIN_H9	L0_CADOUT_H9	AB5	24-	L0_CADOUT9																																																																																																																																																																																																																																																																																																																																		
L0_CADIN9#	24-	F4	L0_CADIN_L9	L0_CADOUT_L9	AC5	24-	L0_CADOUT9#																																																																																																																																																																																																																																																																																																																																		
L0_CADIN8	24-	E5	L0_CADIN_H8	L0_CADOUT_H8	AD4	24-	L0_CADOUT8																																																																																																																																																																																																																																																																																																																																		
L0_CADIN8#	24-	F5	L0_CADIN_L8	L0_CADOUT_L8	AD3	24-	L0_CADOUT8#																																																																																																																																																																																																																																																																																																																																		
L0_CADIN7	24-	N3	L0_CADIN_H7	L0_CADOUT_H7	T1	24-	L0_CADOUT7																																																																																																																																																																																																																																																																																																																																		
L0_CADIN7#	24-	N2	L0_CADIN_L7	L0_CADOUT_L7	R1	24-	L0_CADOUT7#																																																																																																																																																																																																																																																																																																																																		
L0_CADIN6	24-	L1	L0_CADIN_H6	L0_CADOUT_H6	U2	24-	L0_CADOUT6																																																																																																																																																																																																																																																																																																																																		
L0_CADIN6#	24-	M1	L0_CADIN_L6	L0_CADOUT_L6	U3	24-	L0_CADOUT6#																																																																																																																																																																																																																																																																																																																																		
L0_CADIN5	24-	L3	L0_CADIN_H5	L0_CADOUT_H5	V1	24-	L0_CADOUT5																																																																																																																																																																																																																																																																																																																																		
L0_CADIN5#	24-	L2	L0_CADIN_L5	L0_CADOUT_L5	U1	24-	L0_CADOUT5#																																																																																																																																																																																																																																																																																																																																		
L0_CADIN4	24-	J1	L0_CADIN_H4	L0_CADOUT_H4	W2	24-	L0_CADOUT4																																																																																																																																																																																																																																																																																																																																		
L0_CADIN4#	24-	K1	L0_CADIN_L4	L0_CADOUT_L4	W3	24-	L0_CADOUT4#																																																																																																																																																																																																																																																																																																																																		
L0_CADIN3	24-	G1	L0_CADIN_H3	L0_CADOUT_H3	AA2	24-	L0_CADOUT3																																																																																																																																																																																																																																																																																																																																		
L0_CADIN3#	24-	H1	L0_CADIN_L3	L0_CADOUT_L3	AA3	24-	L0_CADOUT3#																																																																																																																																																																																																																																																																																																																																		
L0_CADIN2	24-	G3	L0_CADIN_H2	L0_CADOUT_H2	AB1	24-	L0_CADOUT2																																																																																																																																																																																																																																																																																																																																		
L0_CADIN2#	24-	G2	L0_CADIN_L2	L0_CADOUT_L2	AA1	24-	L0_CADOUT2#																																																																																																																																																																																																																																																																																																																																		
L0_CADIN1	24-	E1	L0_CADIN_H1	L0_CADOUT_H1	AC2	24-	L0_CADOUT1																																																																																																																																																																																																																																																																																																																																		
L0_CADIN1#	24-	F1	L0_CADIN_L1	L0_CADOUT_L1	AC3	24-	L0_CADOUT1#																																																																																																																																																																																																																																																																																																																																		
L0_CADIN0	24-	E3	L0_CADIN_H0	L0_CADOUT_H0	AD1	24-	L0_CADOUT0																																																																																																																																																																																																																																																																																																																																		
L0_CADIN0#	24-	E2	L0_CADIN_L0	L0_CADOUT_L0	AC1	24-	L0_CADOUT0#																																																																																																																																																																																																																																																																																																																																		
B																																																																																																																																																																																																																																																																																																																																									
C																																																																																																																																																																																																																																																																																																																																									
D																																																																																																																																																																																																																																																																																																																																									
E																																																																																																																																																																																																																																																																																																																																									
F																																																																																																																																																																																																																																																																																																																																									










Layout: Add stitching caps if crossing plane split.


INVENTEC			
TITLE VV09 AMD-DIS CPU-1			
SIZE A3	CODE CS	DOC. NUMBER 1310A22588-0-MTR	REV A03
CHANGE by EDI CHEN		16-Apr-2009	
SHEET 16		OF 58	



INVENTEC			
TITLE VV09 AMD-DIS CPU-2			
SIZE A3	CODE CS	DOC. NUMBER 1310A22588-0-MTR	REV A03
CHANGE by EDI CHEN		16-Apr-2009	
SHEET 17		OF 58	







SODIMM_5.2mm

FOX_AS0A42X_N2RX_RVS_5.2mm_200P


INVENTEC

TITLE **VV09 AMD-DIS
DDR2-DIMM-1**

SIZE	CODE	DOC. NUMBER	REV
A3	CS	I310A22588-0-MTR	A03


CHANGE by **EDI CHEN** 16-Apr-2009

SHEET 21 OF 58



To CPU power sense


Place CAPs close to DIMM



INVENTEC

TITLE			
VV09 AMD-DIS			
DDR2-DAMPING			
SIZE	CODE	DOC. NUMBER	REV
A3	CS	I310A22588-0-MTR	A03
SHEET		OF	
22		58	


CHANGE by EDI CHEN 16-Apr-2009




Route differential pair type

LAYOUT Note: Put the thermal sensor close to CPU.


INVENTEC			
TITLE VV09 AMD-DIS THERMAL & FAN CONTROLLER			
SIZE A3	CODE CS	DOC. NUMBER I310A22588-0-MTR	REV A03
CHANGE by EDI CHEN		16-Apr-2009	
SHEET 23		OF 58	




INVENTEC			
TITLE VV09 AMD-DIS RS780-1			
SIZE A3	CODE CS	DOC. NUMBER I310A22588-0-MTR	REV A03
CHANGE by EDI CHEN		16-Apr-2009	
SHEET 24		OF 58	



INVENTEC			
TITLE VV09 AMD-DIS RS780-2			
SIZE A3	CODE CS	DOC. NUMBER 1310A22588-0-MT	REV A03
CHANGE by EDI CHEN		16-Apr-2009	
SHEET 25		OF 58	



INVENTEC			
TITLE VV09 AMD-DIS RS780-3			
SIZE A3	CODE CS	DOC. NUMBER 1310A22588-0-MTR	REV A03
CHANGE by EDI CHEN		16-Apr-2009	
SHEET 26		OF 58	



INVENTEC			
TITLE VV09 AMD-DIS RS780-4			
SIZE A3	CODE CS	DOC. NUMBER 1310A22588-0-MTR	REV A03
CHANGE by EDI CHEN		16-Apr-2009	
SHEET 27		OF 58	

STRAPS	PIN	Description of default settings	
TX_PWRS_ENB	GPIO0	PCIe 50% TX output swing.	1
TX_DEEMPH_EN	GPIO1	PCIe transmitter de-emphasis disabled.	1
BIF_DEBUG_ACCESS	GPIO4	Debug signals muxed out.	0
ROMIDCFG(0:3)	GPIO[11:13,9]	Memory aperture type	X X X X

X = DESIGN DEPENDANT
 0 = DO NOT INSTALL RESISTOR
 1 = INSTALL 10K RESISTOR




Table 1

GPIO_13	GPIO_12	GPIO_11	For DIS-GDDR2
0	0	1	(512/256M) memory aperture (Default)
1	1	0	reserved

POW_SW1	POW_SW0	+VDD_CORE
0	0	1.0V
0	1	0.95V
1	0	0.9V

Table 2

MEM_ID3	MEM_ID2	MEM_ID1	MEM_ID0	vendor
0	1	1	1	hynix (256MB)
0	1	1	0	Qimonda(256M)
0	1	0	1	Samsung(256MB) (Default)




INVENTEC

TITLE: **VV09 AMD-DIS GPU_AMD_M92S2_1**

SIZE: **A3** CODE: **CS** DOC NUMBER: **I310A22588-0-MTR** REV: **A03**

SHEET: **28** OF: **58**



PEG_RXN0	C788	1	2	0.1uF 16V	25-	PEG_C_RXN0
PEG_RXN1	C791	1	2	0.1uF 16V	25-	PEG_C_RXN1
PEG_RXN2	C755	1	2	0.1uF 16V	25-	PEG_C_RXN2
PEG_RXN3	C757	1	2	0.1uF 16V	25-	PEG_C_RXN3
PEG_RXN4	C761	1	2	0.1uF 16V	25-	PEG_C_RXN4
PEG_RXN5	C792	1	2	0.1uF 16V	25-	PEG_C_RXN5
PEG_RXN6	C765	1	2	0.1uF 16V	25-	PEG_C_RXN6
PEG_RXN7	C762	1	2	0.1uF 16V	25-	PEG_C_RXN7
PEG_RXN8	C767	1	2	0.1uF 16V	25-	PEG_C_RXN8
PEG_RXN9	C796	1	2	0.1uF 16V	25-	PEG_C_RXN9
PEG_RXN10	C768	1	2	0.1uF 16V	25-	PEG_C_RXN10
PEG_RXN11	C799	1	2	0.1uF 16V	25-	PEG_C_RXN11
PEG_RXN12	C770	1	2	0.1uF 16V	25-	PEG_C_RXN12
PEG_RXN13	C801	1	2	0.1uF 16V	25-	PEG_C_RXN13
PEG_RXN14	C772	1	2	0.1uF 16V	25-	PEG_C_RXN14
PEG_RXN15	C803	1	2	0.1uF 16V	25-	PEG_C_RXN15
PEG_RXP0	C789	1	2	0.1uF 16V	25-	PEG_C_RXP0
PEG_RXP1	C790	1	2	0.1uF 16V	25-	PEG_C_RXP1
PEG_RXP2	C754	1	2	0.1uF 16V	25-	PEG_C_RXP2
PEG_RXP3	C756	1	2	0.1uF 16V	25-	PEG_C_RXP3
PEG_RXP4	C760	1	2	0.1uF 16V	25-	PEG_C_RXP4
PEG_RXP5	C793	1	2	0.1uF 16V	25-	PEG_C_RXP5
PEG_RXP6	C764	1	2	0.1uF 16V	25-	PEG_C_RXP6
PEG_RXP7	C763	1	2	0.1uF 16V	25-	PEG_C_RXP7
PEG_RXP8	C766	1	2	0.1uF 16V	25-	PEG_C_RXP8
PEG_RXP9	C795	1	2	0.1uF 16V	25-	PEG_C_RXP9
PEG_RXP10	C769	1	2	0.1uF 16V	25-	PEG_C_RXP10
PEG_RXP11	C798	1	2	0.1uF 16V	25-	PEG_C_RXP11
PEG_RXP12	C771	1	2	0.1uF 16V	25-	PEG_C_RXP12
PEG_RXP13	C800	1	2	0.1uF 16V	25-	PEG_C_RXP13
PEG_RXP14	C773	1	2	0.1uF 16V	25-	PEG_C_RXP14
PEG_RXP15	C802	1	2	0.1uF 16V	25-	PEG_C_RXP15


INVENTEC

TITLE: **VV09 AMD-DIS GPU AMD-M92S2-2**


SIZE: **A3** CODE: **CS** DOC. NUMBER: **1310A22588-0-MTR** REV: **A03**

CHANGE by: **EDI CHEN** 16-Apr-2009


SHEET: **29** OF **58**




INVENTEC			
TITLE VV09 AMD-DIS GPU_AMD-M92S2-3			
SIZE A3	CODE CS	DOC. NUMBER I310A22588-0-MTR	REV R403
CHANGE by EDI CHEN		16-Apr-2009	
SHEET 30		OF 58	




INVENTEC			
TITLE VV09 AMD-DIS			
Video RAM (GDDR2) -1			
SIZE	CODE	DOC NUMBER	REV
A3	CS	I310A22588-0-MT	R403
CHANGE by		16-Apr-2009	
EDJ CHEN		SHEET 32 OF 58	




INVENTEC			
TITLE VV09 AMD-DIS			
Video RAM (GDDR2)-2			
SIZE	CODE	DOC. NUMBER	REV
A3	CS	I310A22588-0-MT	RA03
CHANGE by EDI CHEN		16-Apr-2009	
SHEET 33		OF 58	



INVENTEC			
TITLE VV09 AMD-DIS			
CRT			
SIZE	CODE	DOC. NUMBER	REV
A3	CS	1310A22588-0-MTR	A03
CHANGE by		SHEET	
EDI CHEN		34 OF 58	





INVENTEC			
TITLE VV09 AMD-DIS SB700-2			
SIZE A3	CODE CS	DOC. NUMBER I310A22588-0-MTR	REV A03
CHANGE by EDI CHEN		16-Apr-2009	
SHEET 37		OF 58	



INVENTEC			
TITLE VV09 AMD-DIS			
SB700-3			
SIZE	CODE	DOC. NUMBER	REV
A3	CS	1310A22588-0-MTR	A03
CHANGE by		EDJ CHEN	16-Apr-2009
SHEET		38	OF 58

7,8,19,13,14,15,20,21,23,25,27,29,30,35,37,38,40,46,49,50,53,55,55,55,55




Required Straps:

	CLK_R3S_CBP	CLK_R3S_KB	CLK_R3S_FWH	CLK_R3S_MINI	LPC_CLK0	LPC_CLK1	RTC_CLK	AZ_RST#	GP17	GP16
PULL HIGH	BOOTFAIL TIMER ENABLED	USE DEBUG STRAPS	RESERVED	RESERVED	ENABLE PCI MEM BOOT	CLKGEN ENABLED	INTERNAL RTC DEFAULT	EC ENABLED	ROM TYPE H, H = Reserved H, L = SPI ROM	
PULL LOW	BOOTFAIL TIMER DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT			DISABLE PCI MEM BOOT DEFAULT	CLKGEN DISABLED DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	EC DISABLED DEFAULT	L, H = LPC ROM L, L = FWH ROM	

INVENTEC
 TITLE VV09 AMD-DIS
 SB700-4

SIZE CODE DOC. NUMBER REV
 A3 CS 1310A22588-0-MTR A03




INVENTEC

TITLE: **VV09 AMD-DIS**
KB&TP CONN

SIZE	CODE	DOC. NUMBER	REV
A3	CS	1310A22588-0-MTR	A03

CHANGE by: EDI CHEN 16-Apr-2009


SHEET 41 OF 58




INVENTEC

TITLE **VV09 AMD-DIS**
SPI

SIZE A3	CODE CS	DOC. NUMBER 1310A22588-0-MTR	REV A03
-------------------	-------------------	--	-------------------



HDD CONNECTOR



ODD SATA CONNECTOR


INVENTEC

TITLE
VV09 AMD-DIS
HDD & ODD CONN

SIZE A3	CODE CS	DOC. NUMBER 1310A22588-0-MTR	REV A03
------------	------------	---------------------------------	------------

CHANGE by EDI CHEN 16-Apr-2009

SHEET 43 OF 58




INVENTEC

TITLE
VV09 AMD-DIS
 USB CONN


SIZE A3	CODE CS	DOC. NUMBER I310A22588-0-MTR	REV A03
-------------------	-------------------	--	-------------------

(At least 20mils.)



USB WEBCAM CONNECTOR

INVENTEC			
TITLE VV09 AMD-DIS USB WEBCAM CONN			
SIZE A3	CODE CS	DOC. NUMBER 1310A22588-0-MTR	REV A03
CHANGE by EDI CHEN		16-Apr-2009	SHEET 45 OF 58





Recommend a copper trace about 80 mills wide under CODEC (on the GND layer) bridging the 2 planes across the moat. For pin7, use very direct connection to DGND_AB plane using double via

INVENTEC

TITLE			
VV09 AMD-DIS			
AZALIA CODEC			
SIZE	CODE	DOC. NUMBER	REV
A3	CS	I310A22588-0-MTR	A03



MIC Jack

6026B0152201





Earphone Jack

EXT. MIC




INT. MIC



INVENTEC


TITLE **VV09 AMD-DIS**
Earphone & MIC JACK

SIZE	CODE	DOC. NUMBER	REV
A3	CS	I310A22588-0-MTR	A03



Internal Speaker


SPEAKER AMP AND HEADPHONE AMP HAVE ACTIVE LOW SHUTDOWN(THIS IS DIFFERENT THAN THE TPA6041)



INVENTEC

TITLE
VV09 AMD-DIS
AUDIO AMP & HP JACK

SIZE A3	CODE CS	DOC NUMBER I310A22588-0-MTR	REV A03
-------------------	-------------------	---------------------------------------	-------------------



MDC CNTR


INVENTEC

TITLE **VV09 AMD-DIS**
MDC CNTR


SIZE A3	CODE CS	DOC. NUMBER 1310A22588-0-MTR	REV A03
-------------------	-------------------	--	-------------------

CHANGE by **EDI CHEN** 16-Apr-2009

SHEET **49** OF **58**



INVENTEC			
TITLE VV09 AMD-DIS 10/100-LAN-CONTROLLER			
SIZE A3	CODE CS	DOC. NUMBER I310A22588-0-MT	REV R03
CHANGE by EDI CHEN		16-Apr-2009	
SHEET 50		OF 58	




INVENTEC

TITLE **VV09 AMD-DIS**
NIC 10/100-RJ45 CONN

SIZE	CODE	DOC. NUMBER	REV
A3	CS	1310A22588-0-MTR	A03


CHANGE by **EDI CHEN** 16-Apr-2009 SHEET 51 OF 58



WLAN CNTR

BLUETOOTH CNTR

INVENTEC			
TITLE VV09 AMD-DIS MINICARD & BT CONN			
SIZE A3	CODE CS	DOC NUMBER 1310A22588-0-MTR	REV A03
CHANGE by EDI CHEN		16-Apr-2009	
SHEET 52		OF 58	




NEW CARD CONN

INVENTEC
 TITLE VV09 AMD-DIS
 NEW CARD


SIZE	CODE	DOC. NUMBER	REV
A3	CS	I310A22588-0-MT	R403

CHANGE by EDI CHEN 16-Apr-2009


SHEET 53 OF 58




INVENTEC			
TITLE VV09 AMD-DIS BUTTON & LED			
SIZE A3	CODE CS	DOC. NUMBER 1310A22588-0-MTR	REV A03
CHANGE by EDI CHEN		16-Apr-2009	
SHEET 54		OF 58	




INVENTEC			
TITLE VV09 AMD-DIS			
SCREW			
SIZE	CODE	DOC. NUMBER	REV
A3	CS	1310A22588-0-MTR	A03
CHANGE by EDI CHEN		16-Apr-2009	
SHEET 55		OF 58	




POWER BUTTON




WIRELESS BUTTON






WLAN LED




POWER / STANDBY LED



LED&SWITCH BOARD



INVENTEC			
TITLE VV09 AMD-DIS SWITCH Board			
SIZE A3	CODE CS	DOC NUMBER 1310A22588-0-MTR	REV A03
CHANGE by EDI CHEN		16-Apr-2009	
SHEET 56		OF 58	




INVENTEC

TITLE **VV09 AMD-DIS**
15" ODD Extend Board

SIZE A3	CODE CS	DOC. NUMBER 1310A22588-0-MTR	REV A03
-------------------	-------------------	--	-------------------

CHANGE by **EDI CHEN** 16-Apr-2009

SHEET 57 OF 58



INVENTEC

TITLE
**VV09 AMD-DIS
 FLASH MEDIA CARD**

SIZE A3	CODE CS	DOC. NUMBER 1310A22588-0-MTR	REV A03
-------------------	-------------------	--	-------------------

CHANGE by **EDI CHEN** 16-Apr-2009

SHEET 58 OF 58