


# AMD Embedded with ATI RS780MN & SB710



	SLP S3#
(Full ON)	HIGH
(Suspend to RAM)	LOW
(Suspend to Disk)	LOW
(Soft OFF)	LOW

SB USB PORT	Device
Port 10	NC
Port 9	NC
Port 8	WWAN
Port 7	WLAN
Port 6	CARDREADER
Port 5	WEBCAM
Port 4	BLUE TOOTH
Port 3	USB(DAUGHTER)
Port 2	USB(DAUGHTER)
Port 1	USB(ON BOARD)
Port 0	USB(ON BOARD)

LED STATUS	
(1) Dual color TP	white : On amber: Off
(1) Dual color RF	blue: enable amber: disable
(2) Power on	white: Power on
LED D/B	
(1) Battery Charging	white
(2) Dual color HDD	white : Active amber: Park
LED D/B	
(1) Num Lock	white
(2) Mute LED	amber
(3) Caps Lock	blink white: Stanby white

**Arwen Block Diagram**  
**H310UA1**




<b>FLEX Computing</b>	
Project Name : ARWEN UA1	Title : BLOCK Diagram
Size : Custom	Document Number : HPMH-40GAB4000-D000
Date : Monday, August 17, 2009	Rev : D
Sheet : 1 of 35	

Table of Contents

PAGE	DESCRIPTION
1	Block Diagram
2	INDEX & POWER STATUS
3	CLOCK GEN
4-8	CPU
9-12	North bridge RS780
13	CONN - LVDS/CRT
14	CONN - HDMI
15-18	SOUTH BRIDGE RS780
19	LAN - RT8103EL
20	CARD READER - ALCOR AU6433B52-GEF
21	AUDIO - IDT 92HD81
22	USB CONN / SWITCH / LID
23	BT / WEBCAM / TOUCHPAD / G-SENSOR
24	WLAN / WWAN
25	KBC - ITE8502E
26	PWR - BATTERY CHARGER
27	PWR - CPU CORE
28	PWR - NB CORE
29	PWR 5V / 3.3 VSTBY
30	PWR 1.8V / 0.9V
31	PWR - 1.1VS / 2.5VS / 1.2V-USB
32	PWR - 1.5VS / 1.2VS
33	PWR - V / VS / VGA POWER
34	POWER SEQUENCE
35	OTHER SCREW / EMI CAPS

Power States




POWER PLANE	VOLTAGE	PAGE	DESCRIPTION	CONTROL SIGNAL	ACTIVE IN
ACIN	~+19V	26	ADAPTER IN POWER		S0-S5
B+	+10~+19V	13,23,24,26,27,28,29,30,31,32,33	MAIN POWER		S0-S5
VBAT	+3.0V~+3.3V	15	RTC BATTERY		S0-S5
LDO5	+5V	22,29	LDO POWER	B+	S0-S5
LDO3	+3.3V	29	LDO POWER	B+	S0-S5
3.3VSTBY	+3.3V	15,16,17,22,25,26,29,31,33	STANDBY POWER	B+	S0-S5
3.3V-DUAL	+3.3V	15,16,17,18,25,31,33	EC CTRLD POWER	3.3VDUAL-ON#	BY EC CONTROL
1.2V-DUAL	+1.2V	18,31	3.3V-DUAL CTRLD POWER	3.3V-DUAL	BY EC CONTROL
5V	+5V	22,23,29,30,32,33,	SUS-C# CTRLD POWER	SUSC#	S0,S3
3.3V	+3.3V	13,33	SUS-C# CTRLD POWER	SUSC	S0,S3
1.8V	+1.8V	04,05,06,07,08,30,33	SUS-C# CTRLD POWER	SUSC#	S0,S3
0.9V	+0.9V	04,05,07,08,30	SUS-C# CTRLD POWER	SUSC#,SUSB#	S0,S3
5VS	+5V	06,13,14,17,18,21,22,23,25,27,28,31,32,33	SUS-B# CTRLD POWER	SUSB	S0
3.8VS	+3.8V	23,33	SUS-B# CTRLD POWER	SUSB#	S0
3.3VS	+3.3V	03,06,07,08,10,11,12,13,14,16,17,18,20,21,22,23,24,25,27,28,29,31,32,33	SUS-B# CTRLD POWER	SUSB	S0
2.5VS	+2.5V	06,31	SUS-B# CTRLD POWER	SUSB#	S0
1.8VS	+1.8V	06,10,11,12,15,16,33	SUS-B# CTRLD POWER	SUSB	S0
1.5VS	+1.5V	11,12,16,24,28,31,32	SUS-B# CTRLD POWER	SUSB#	S0
1.2VS	+1.2V	04,06,11,15,17,18,32	SUS-B# CTRLD POWER	SUSB#	S0
1.1VS	+1.1V	09,10,11,12,31	SUS-B# CTRLD POWER	SUSB#	S0
CPU_CORE		04,27	CPU CORE POWER	SUSB#	S0
NB_CORE	+1.0V~+1.1V	11,18,32	NORTH BRIDGE CORE POWER	1.1VS-PG	S0
BATA+	+10V~+17V	26	MAIN BATTERY		S0-S5

GND PLANE	PAGE	DESCRIPTION
 GND	ALL	
 AGND	19	
 LAN-GND	21	

**FLEX Computing**










Project Name : ARWEN UA1	Title : Power Diagram
Size : Custom	Document Number : HPMH-40GAB4000-D000
Date: Monday, August 17, 2009	Rev : D
Sheet : 2	of 35

# CLOCK GENERATOR



# CPU HT/PWR/GND

VLDT Trace at Itast 200 mils wide



**FLEX Computing**



Project Name: ARWEN UA1 Title: CPU HT/PWR/GND

Size: A3 Document Number: HPMH-40GAB4000-D000 Rev: D

Date: Monday, August 17, 2009 Sheet: 4 of 35

# CPU MEMORY A/B

# CPU Memory Interface






**FLEX Computing**

Project Name: ARWEN UA1      Title: CPU Memory Interface

Size: A3      Document Number: HPMH-40GAB4000-D000      Rev: D




Date: Monday, August 17, 2009      Sheet: 5 of 35

# CPU CLK / VID



Delete LDT-STP# delay circuit for RS780 DA ER\_RS690B3

**Layout (1) :**Keep trace to resistor less than 600 mils from CPU pin and trace to AC caps less than 1250 mils  
**Layout (2) :**Route VDDA trace approx. 50 mils wide (use 2x25 mil traces to exit ball field) and 500 mils long.





**FLEX Computing**

Project Name : ARWEN UA1 Title : CPU Control & Debug



Size : A3 Document Number : HPMH-40GAB4000-D000 Rev : D

Date : Monday, August 17, 2009 Sheet : 6 of 35


# Memory Channel A



**Layout :**  
Place these Caps near So-DimmA



AS0A421-N4RN-7F  
HPMH-39-034000033G  
CONN DDR2 200P H:4.0mm AS0A421-N4RN-7F  
DDR-200P-4H



Place close to CPU within 1.5"

**FLEX Computing**



Project Name: ARWEN UA1 Title: DDR2 SO-DIMM A / Termination

Size: A3 Document Number: HPMH-40GAB4000-D000 Rev: D

Date: Monday, August 17, 2009 Sheet: 7 of 35




# Memory Channel B

# DDR2 Termination DDR2 SO-DIMMB



80044-1821  
HPMH-39-0340000034G  
CONN DDR2 200P H:4.0mm 80044-1821  
DDR-200P-4H-1

**Layout :**  
Place these Caps near So-DimmA



Place close to CPU within 1.5"

FLEX Computing

Project Name : ARWEN UA1		Title : DDR2 SO-DIMM B / Termination	
Size : A3	Document Number : HPMH-40GAB4000-D000	Rev : D	
Date : Monday, August 17, 2009		Sheet : 8	of 35

Place near SO-DIMM socket




# RS780M HT/PCIE/HDMI

U504A


PART 1 OF 6

HYPER TRANSPORT CPU I/F



RS780MN  
HPMH-10-0010000050G  
FCBGA528-RS780M

301 ohm to 300 ohm




UMA HDMI

U504B

PART 2 OF 6

PCIE I/F GFX







RS780MN  
HPMH-10-0010000050G  
FCBGA528-RS780M

**FLEX** Computing

Project Name : ARWEN UA1		Title : RS780M HT/PCIE/HDMI Interface	
Size : A3	Document Number : HPMH-40GAB4000-D000	Rev : D	
Date : Monday, August 17, 2009	Sheet : 9	of	35

# RS780M HT/PCIE/HDMI



PART 3 OF 6


CRT/TVOUT

PM PLL PWR LVTM

CLOCKS


MIS.

RS780MN  
F0C8A528-RS780M  
HPMH-10-0010000050G



10mA  
96mA

## THERMAL SENSOR





**FLEX Computing**

Project Name: ARWEN UA1 Title: RS780M Video Interface


Size: A3 Document Number: HPMH-40GAB4000-D000 Rev: D

Date: Monday, August 17, 2009 Sheet: 10 of 35

# RS780M Power/Ground




# NB\_SIDE PORT / STRAPS



## RS780M H/W STRAPS


### STRAP\_DEBUG\_BUS\_GPIO\_ENABLE

Enables the Test Debug Bus using GPIO.  
 DAC\_VSYNC (RS780.Pin B11)  
 1 : Disable (RS780) ( default )  
 0 : Enable (RS780)




### RS780: Enable Side Port Memory

Selects if Memory SIDE PORT is available or not  
 DAC\_HSYNC (RS780.Pin A11)  
 1 : Disable (default)  
 0 : Enable  
 Register Readback of strap:  
 NB\_CLKCFG:CLK\_TOP\_SPARE\_D[1]





### DFT\_GPIO1: LOAD\_EEPROM\_STRAPS

Selects Loading of STRAPS from EPROM  
 SUS\_STAT# (RS780.Pin D12)  
 -1\*: Bypass the loading of EEPROM straps and use Hardware Default Values  
 -0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected




<b>FLEX Computing</b>	
Project Name : ARWEN UA1	Title : RS780M SBD / STRAPS
Size : A3	Document Number : HPMH-40GAB4000-D000
Date : Monday, August 17, 2009	Rev : D
Sheet : 12 of 35	

# CRT




# LVDS




**HDMI**

CLOSE CN5031






HPMH-32-4000000104G



M92 SPEC SET 499 ohm




5VS



**HDMI**

CN515




CN-HDMI-19DIP-5H55  
HPMH-38-00F0000008G

CLOSE CN5031




**FLEX Computing**

Project Name : ARWEN UA1		Title : HDMI Connector	
Size : A3	Document Number : HPMH-40GAB4000-D000	Rev : D	Date : Monday, August 17, 2009
Date : Monday, August 17, 2009		Sheet : 14	of 35



# SB710 PCIE/PCI/CPU/LPC



	PCI_AD28	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23
<b>PULL HIGH</b>	USE LONG RESET DEFAULT	USE PCI PLL DEFAULT	USE ACPI BCLK DEFAULT	USE IDE PLL DEFAULT	USE DEFAULT PCIE STRAPS DEFAULT	RESERVED
<b>PULL LOW</b>	USE SHORT RESET	BYPASS PCI PLL	BYPASS ACPI BCLK	BYPASS IDE PLL	USE EEPROM PCIE STRAPS	





# SB710 ACPI/GPIO/USB/AUDIO






	EXT-VGADET	SIDE POST MEMORY		
		RAM-ID1	RAM-ID0	VENDER
PULL HIGH	H310DA	0	0	
PULL LOW	H310UA	0	1	Samsung
		1	1	Hynix

MB	ID	
0	0	A
0	1	B
1	0	C
1	1	D



USB Ports 12 and 13 do not support wake from S1 SB700AA6

- WWAN
- WLAN
- Card Reader
- Webcam
- BT
- PORT 3
- PORT 2
- PORT 1
- PORT 0



FLEX Computing


Project Name: ARWEN UA1      Title: SB710 ACPI/GPIO/USB/AUDIO

Size: A3      Document Number: HPMH-40GAB4000-D000      Rev: D


Date: Monday, August 17, 2009      Sheet: 16 of 35




# SATA HDD



PLACE SATA\_CAL RES VERY CLOSE TO BALL OF SB




# SATA 25MHz




# SB710 SATA / IDE / HWM / SPI / STRAPS


## SB710 Part 2 of 5



## Reserve 8M-bit SPI ROM



# SB710 H/W STRAPS




NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTC\_CLK

	PCI-CLK2	PCI-CLK3	PCI-CLK4	PCI-CLK5	LPC-CLK0	LPC-CLK1	RTC-CLK	AZ-RST#	GP17	GP16
<b>PULL HIGH</b>	WATCHDOG TIMER ON NB_PWRGD ENABLED	USE DEBUG STRAPS	RESERVED	RESERVED	ENABLE PCI MEM BOOT (A11) IMC ENABLED (A12)	CLKGEN ENABLED	INTERNAL RTC DEFAULT	IMC ENABLED (A11) ENABLE PCI MEM BOOT (A12)	H,H = Reserved H,L = SPI ROM (Default)	
<b>PULL LOW</b>	WATCHDOG TIMER ON NB_PWRGD DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT			DISABLE PCI MEM BOOT (A11) IMC DISABLED (A12) DEFAULT	CLKGEN DISABLED DEFAULT	EXT. RTC (PD on X1, apply 32KHz to RTC_CLK)	IMC DISABLED (A11) DISABLE PCI MEM BOOT (A12) DEFAULT	L,H = LPC ROM L,L = FWH ROM	



Project Name: ARWEN UA1		Title: SB710 SATA / IDE / SPI / HDD CONN
Size: A3	Document Number: HPMH-40GAB4000-D000	Rev: D
Date: Monday, August 17, 2009	Sheet: 17 of 35	






**RTL8103E LED Configuration:**




LED1-0	'00	01	10	11
LED0	Tx/Rx	Tx/Rx	Tx	Tx
LED1	LINK100	LINK	LINK	LINK100
LED2	LINK10	FULL	Rx	LINK10
LED3	NA	NA	NA	NA

LED S1-0's initial value comes from the 93C46  
If there is no 93C46, the default value is 00

**H310 mini-spec\_v1.4**  
**LAN LED:**  
- Amber : Activity (RX/TX)  
- Green : Connectivity (Link)





- SVTP\_V4.03  
2.6 - Ethernet Checklist - Rev C.xls
- Ch.3.1.4.4  
Some older cheap RJ-45s only populate pins 1,2,3,6. 10/100 requires the other 4 pins for grounding. Gigabit Ethernet requires all 8 pins for data signals.
  - Ch.3.1.4.13  
Resistance from RJ-45 shell to any other chassis ground point (ohms) less than 1 ohm
  - Ch.3.1.4.14 & Ch.3.1.4.15  
Protection against non-standard power-over-Ethernet (PoE) : Resistance between pins 1,3 (TXD0P, TXD1P) and pins 4,7 (TXD2P, TXD3P) of the RJ-45 greater than 58K ohms.





# Card Reader

Alcor AU6433-GEF Card supported:

- SD v2.0 (SDHC)
- MMC v4.2
- MS v1.43
- MS-PRO v1.03
- MS PRO-HG v1.01
- xD v1.2




Card Power V33 = 3.3V - 2.8V  
Card Power OCP = 420mA



FAE\_2009.0117:  
Memory Stick Formatter for MS Logo  
Enable

FAE\_2009.0117:  
SD write protect  
Decided by SD-WP of SD Card




XDCIS (Pin.14):  
XD CIS(Card Information Structure) check for xD Logo  
-1: Enable [Internal P/U]  
-0: Disable

AU6433B52-GEF-GR  
IC AU6433B52-GEF-GR Cardreader LQFP-28  
HPMH-10-005000010G  
QFN28-19P7-TH\_VIA9

# Memory Card Socket

R015-B13-LM  
HPMH-38-0610000002G


- Card type Supported:
- SD
  - SD IO
  - MMC
  - MMC4.0
  - MS
  - MS Pro
  - xD








for AU6433-GEF:  
Reserve for combo socket,  
which has "MS adapter" short  
issue with XD\_CD#.

CN-71N1CARD-42P-0P7-5H3  
HPMH-38-0610000002G


# Audio CODEC




**USB Port 0 / 1**




**USB DB CONN**




**Power ON/OFF Button**




**Wireless ON/OFF Button**





**TP LOCK SWITCH**




**LID Switch**




**LED DB CONN**




# Web CAM





# Touch Pad



# G-Sensor




# Blue Tooth




<b>FLEX Computing</b>	
Project Name : ARWEN UA1	Title : BT/WEBCAM/TP/G-SENSOR
Size : Custom	Document Number : HPMH-40GAB4000-D000
Date : Monday, August 17, 2009	Rev : D
Sheet : 23 of 35	


# WLAN / WWAN






## WLAN



## WWAN



## SIM















**FLEX Computing**

Project Name: ARWEN UA1 | Title: MINI PCIE (WLAN / WWAN)



Size: A3 | Document Number: HPMH-40GAB4000-D000 | Rev: D

Date: Monday, August 17, 2009 | Sheet: 24 of 35






# Charger



When VICM < ICREF -> ICOUT=Hi (In low power mode)  
 When VICM > ICREF -> ICOUT=Lo (over low power mode)




**FLEX Computing**

Project Name: ARWEN UA1 Title: BATTERY CHARGER

Size: A3 Document Number: HPMH-40GAB4000-D000 Rev: D

Date: Monday, August 17, 2009 Sheet: 26 of 35

# CPU\_CORE



Max=17A  
OCP=25A

SlewRate=14uA/uS

Freq=320KHz

Delete function by Jason 4/7  
PR58/ PR61/ PR61

CPU Voltage	VID 0	VID 1	VID 2	VID 3	VID 4	VID 5
1.00V	0	1	1	0	1	0
1.05V	0	0	1	0	1	0
1.10V	0	1	0	0	1	0



**FLEX Computing**

Project Name : ARWEN UA1      Title : CPU\_CORE

Size : A3      Document Number : HPMH-40GAB4000-D000      Rev : D

Date : Monday, August 17, 2009      Sheet : 27 of 35


**NB\_CORE**



5V / 3.3VSTBY

Freq=300KHz  
Max=6A  
OCP=9.7A(typ)

Freq=375KHz  
Max=6A  
OCP=9.7A



Close to PR51

Close to PR51

5V/3.3VSTBY ON

TRIP 3V

TRIP 5V

Current limit

EMI

Table 3. Enabling State

EN0	ENTRIP1	ENTRIP2	VREF	VREG5	VREG3	CH1	CH2	VCLK
GND	Don't Care	Don't Care	Off	Off	Off	Off	Off	Off
R to GND	Off	Off	On	On	On	Off	Off	Off
R to GND	On	Off	On	On	On	On	Off	Off
R to GND	Off	On	On	On	On	Off	On	Off
R to GND	On	On	On	On	On	On	On	Off
Open	Off	Off	On	On	On	Off	Off	Off
Open	On	Off	On	On	On	On	Off	On
Open	Off	On	On	On	On	Off	On	Off
Open	On	On	On	On	On	On	On	On


For PCB Acoustic Noise

**FLEX Computing**

Project Name : ARWEN UA1 Title : 5V/3.3VSTBY

Size : A3 Document Number : HPMH-40GAB4000-D000 Rev : D

Date : Monday, August 17, 2009 Sheet : 29 of 35



EN/PSV high: >2.9V (set Auto-skip mode)  
 EN/PSV low: <0.7V (set PWM mode)


$$V_o = 0.75 * (1 + (PR65/PR66)) = 0.75 * (1 + 1.37) = 1.777V$$

$$I_{OCP} = ((PR67 * 10) / R_{ds(on)}) + I_o(max) / 3 = ((14 * 10) / 17.4) + 2.12 = 10.165A$$


S3 and S5 Control Table

STATE	S3	S5	VTTREF	VTT
S0	H	H	1	1
S3 <sup>(1)</sup>	L	H	1	0 (high-Z)
S4/S5 <sup>(1)</sup>	L	L	0 (discharge)	0 (discharge)

(1) In case S3 is forced to H and S5 to L, VTTREF is discharged and VTT is at High-Z state. This condition is NOT recommended.




# 1.1VS



# 1.2VSTBY / 1.2V\_USB

$$V_o = 0.8 * (1 + (PR160/PR162)) = 0.8 * (1 + 0.5) = 1.2V$$

1.2V\_DUAL=250mA




# 2.5VS


AP133:  
Low dropout: 350mV at 300mA  
EN logic low: <0.4V  
EN logic high: >1.4V  
Thermal shutdown: 145°C

$$V_o = 0.8 * (1 + (PR164/PR165)) = 0.8 * (1 + 2.12) = 2.5V$$

2.5VS=250mA



**1.5VS / 1.2VS**




TON = 3.85p x RTON x VOUT / (VIN - 0.5)  
 Frequency = VOUT / (VIN x TON)  
 Freq=302KHz - 308KHz

The Power good output is an open drain output:  
 PGOOD low: Vo>15% or Vo<10%  
 PGOOD high: Vo>=93%

The Power good output is an open drain output:  
 LPGOOD high: Vo>=90%

EN/DEM= high @ Diode-Emulation Mode (Skip mode)  
 EN/DEM=floating @ Forced-CCM Mode (PWM mode)  
 EN/DEM high: >2.9V  
 EN/DEM low: <0.8V


LEN high: >2V  
 LEN low: <0.8V



MAX=6.5A  
 OCP=12A

$$V_o = 0.75 \cdot (1 + (PR21/PR22)) = 0.75 \cdot (1 + 1) = 1.5V$$

$$V_o = 0.75 \cdot (1 + (PR14/PR19)) = 0.75 \cdot (1 + 0.62) = 1.215V$$



<b>FLEX Computing</b>	
Project Name: ARWEN UA1	Title: 1.5VS/1.2VS
Size: Custom	Document Number: HPMH-40GAB4000-D000
Date: Monday, August 17, 2009	Rev: D
Sheet: 32 of 35	




**S4/S3 OFF**

**5VS**

**3.3VS**


**1.8VS**

**LAN\_3.3V**



**3.3V\_DUAL**

Discharge




AP133:  
 Low dropout: 350mV at 300mA  
 EN logic low: <0.4V  
 EN logic high: >1.4V  
 Thermal shutdown: 145°C


**3.8VS**

$$V_o = 0.8 * (1 + (PR100 / PR99))$$

$$= 0.8 * (1 + 3.75) = 3.8V$$


**3.8VS = 250mA**







**Screw Hole**

**MB x 16**






**FID**


- FID1 \*FIDUCIAL CAD-016  
⊗ NC, NO CONNECT TO ANY.
- FID3 \*FIDUCIAL CAD-016  
⊗ NC, NO CONNECT TO ANY.
- FID4 \*FIDUCIAL CAD-016  
⊗ NC, NO CONNECT TO ANY.
- FID5 \*FIDUCIAL CAD-016  
⊗ NC, NO CONNECT TO ANY.
- FID6 \*FIDUCIAL CAD-016  
⊗ NC, NO CONNECT TO ANY.
- FID7 \*FIDUCIAL CAD-016  
⊗ NC, NO CONNECT TO ANY.
- FID8 \*FIDUCIAL CAD-016  
⊗ NC, NO CONNECT TO ANY.
- FID2 \*FIDUCIAL CAD-016  
⊗ NC, NO CONNECT TO ANY.



**CPU/VGA x 8**



**MINI CARD x 2**



**EMI x 2**

