


**PCB STACK UP**  
8L Dis.


# Hamilton 1.0 ( SX6-DIS ) BLOCK DIAGRAM

01

- LAYER 1 : TOP
- LAYER 2 : SGND
- LAYER 3 : IN1
- LAYER 4 : IN2
- LAYER 5 : SVCC
- LAYER 6 : IN3
- LAYER 7 : SGND
- LAYER 8 : BOT


- 3/5V RT8206B PAGE 38
- VCCP +1.1VTT(RT8208A) AND DDR III SMDDR\_VTERM 1.5V/1.5VSUS(RT8207) PAGE 40
- CPU CORE ADP3212 PAGE 39
- VGACORE RT8208A PAGE 43
- PCH 1.05V RT8204C PAGE 41
- SYSTEM CHARGER(bq24740) PAGE 36,37




	<b>PROJECT : SX6</b> Quanta Computer Inc.	
	Size Custom	Document Number <b>BLOCK DIAGRAM</b>
Date: Tuesday, December 15, 2009   Sheet 1 of 43		

power State	+RTC_CELL	+VIN +3VPCU	+3VS5 +5VS5	+5VSUS +1.5VSUS	+5V +3V +1.8V_GFX +1.8V +1.5V +1.5V_CPU +1.1V_VTT +1.05V +1.0V_GFX +VGA_CORE +VCORE
S0	ON	ON	ON	ON	ON
S1	ON	ON	ON	ON	ON
S3	ON	ON	ON	ON	OFF
S4/S5 AC	ON	ON	ON	OFF	OFF
S4/S5 DC Only	ON	ON	OFF	OFF	OFF
AC/DC No Exist	ON	OFF	OFF	OFF	OFF

	SOURCE	BATTERY 0x16	CLK GEN 0xD2	Thermal IC 0x98(Write) / 0x99(Read)	G-SENSOR 0x3A(Write) /0x3B(Read)	WLAN	SO-DIMM DIMM0: 0xA0 DIMM1: 0xA2	SMSC 1098	GPU thermal sensor
SMBCLK SMBDATA	PCH	X	Y	Y	Y	Y	Y	X	X
SMB_CLK_ME1 SMB_DAT_ME1	PCH	X	X	X	X	X	X	Y	Y
AB1A_CLK AB1A_DATA	SMSC 1098	Y	X	X	X	X	X	X	X






Place each 0.1uF cap as close as possible to each VDD IO pin. Place the 10uF caps on the VDD\_IO plane.




Place the 33 ohm resistors close to the CK 505


AL000875002IC OTHER(32P) RTM875N-632-VB-GRT(QFN)Realtek  
 AL8SP585000IC OTHER(32P)SLG8SP585VTR(QFN)Silego



U8009A




**DMI**





**Intel(R) FDI**

**PCI EXPRESS -- GRAPHICS**



IC:AUB\_CFD\_PGA,R1P0




**MISC**


**THERMAL**

**PWR MANAGEMENT**


**JTAG & BPM**



**JTAG MAPPING**



Scan Chain (Default)	STUFF -> R97, R89, R90 NO STUFF -> R84, R512
CPU Only	STUFF -> R97, R84 NO STUFF -> R89, R512, R90
GMCH Only	STUFF -> R512, R90 NO STUFF -> R97, R84, R89




**PROJECT : SX6**  
**Quanta Computer Inc.**



Size Custom Document Number **PROCESSOR 1/4(HOST&PEX)** Rev 2B

Date: Tuesday, December 22, 2009 | Sheet 4 of 43

AUBURNDALE/CLARKSFIELD PROCESSOR (DDR3)




	<b>PROJECT : SX6</b>		Rev 2B
	Quanta Computer Inc.		
	Size Custom	Document Number	
Date: Tuesday, December 15, 2009		Sheet 5 of 43	



**PROJECT : SX6**  
**Quanta Computer Inc.**

**NB5**



Size Custom	Document Number <b>PROCESSOR 3/4(POWER)</b>	Rev 2B
Date: Wednesday, December 16, 2009		Sheet 6 of 43






AUBURNDALE/CLARKSFIELD PROCESSOR (GND)

AUBURNDALE/CLARKSFIELD PROCESSOR( RESERVED, CFG)



The Clarkfield processor's PCI Express interface may not meet PCI Express 2.0 jitter specifications. Intel recommends placing a 3.01K +/- 5% pull down resistor to VSS on CFG[7] pin for both rPGA and BGA components. This pull down resistor should be removed when this issue is fixed.

	1	0
CFG4 (Display Port Presence)	Disabled; No Physical Display Port attached to Embedded Display Port	Enabled; An external Display port device is connected to the Embedded Display port
CFG0 (PCI-Epress Configuration Select)	Single PEG	Bifurcation enabled
CFG3 (PCI-Epress Static Lane Reversal)	Normal Operation	Lane Numbers Reversed 15 -> 0, 14 -> 1



CFG[ 1:0 ] - PCI\_Epress Configuration Select  
 \* 11= 1 x 16 PEG  
 \* 10= 2 x 8 PEG

**PROJECT : SX6**  
**Quanta Computer Inc.**

**NB5**

Size Custom Document Number **PROCESSOR 4/4(GND)** Rev 2B


Date: Tuesday, December 15, 2009 | Sheet 7 of 43






# IBEX PEAK-M (PCI-E,SMBUS,CLK)

09



PV modified - change from 0ohm to short pad

Intel suggest 25MHZ X'tal can be removed in POR 3/16



**PROJECT : SX6**  
 Quanta Computer Inc.



Size Custom Document Number **PCH 3/6 (PCI,ONFI,USB,CK)** Rev 2B

Date: Tuesday, December 15, 2009 Sheet 9 of 43

NB5







3, 8, 9, 10, 34, 39, 41	+1.05V
4, 6, 11, 31, 34, 39, 40	+1.1V_VTT
6, 11, 41, 42	+1.8V
3, 4, 8, 9, 10, 11, 14, 15, 16, 20, 23, 25, 27, 28, 29, 30, 31, 32, 33, 34, 35, 37, 39, 42	+3V
4, 9, 10, 11, 29, 31, 32, 33, 34, 38, 41, 42, 43	+3VSS
20, 23, 24, 25, 31, 32, 35, 37, 42	+5V
23, 35, 36, 37, 38, 40, 42	+5VSS

**PROJECT : SX6**  
Quanta Computer Inc.



**NB5**


Size Custom Document Number PCH 5/6 (POWER) Rev 2B

Date: Tuesday, December 15, 2009 | Sheet 12 of 43






IBEX PEAK-M (GND)

IBEX PEAK-M (GND)



	<b>PROJECT : SX6</b>		Document Number <b>PCH 6/6 (GND)</b>	Rev <b>2B</b>
	Date: Tuesday, December 15, 2009			
	Sheet 13 of 43			






**PROJECT : SX6**  
Quanta Computer Inc.

Size Custom Document Number **DDR3 DIMM-0** Rev 2B

Date: Tuesday, December 15, 2009 Sheet 14 of 43





**Place these Caps near So-Dimm1.**  
 Some Projects replace 10UF 0805 by 4.7UF 0603  
 It can cost down 30%

**+1.5VSUS**

- C8083 10U/6.3V 8
- C8099 10U/6.3V 8
- C8115 10U/6.3V 8
- C8134 10U/6.3V 8
- C8053 10U/6.3V 8
- C8120 10U/6.3V 8
- C8110 0.1U/10V 4
- C8055 0.1U/10V 4
- C8121 0.1U/10V 4
- C8096 0.1U/10V 4
- C8084 0.1U/10V 4

**+0.75V\_DDR\_VTT**

- C8158 10U/6.3V 4
- C8159 10U/6.3V 4
- C8160 10U/6.3V 4
- C8161 10U/6.3V 4
- C8162 10U/6.3V 8
- C8155 10U/6.3V 8
- C8156 10U/6.3V 8

**SMDDR\_VREF\_DIMMB**

- C8132 0.1U/10V 4
- C8131 2.2U/6.3V 6

**SMDDR\_VREF\_DQ1**

- C8137 0.1U/10V 4
- C8135 2.2U/6.3V 6

**+3V**

- C8151 2.2U/6.3V 6
- C8154 0.1U/10V 4

**+1.5VSUS**

- R9683 1K/F\_4
- R9685 1K/F\_4

**SMDDR\_VREF\_DQ1**

- R10094 0/J\_4

**+1.5VSUS**

- R9684 1K/F\_4
- R9686 1K/F\_4

**SMDDR\_VREFB**

- R10068 0/J\_4

**SMDDR\_VREF\_DIMMB**

14,40,42 +0.75V\_DDR\_VTT

4,14,40,42,43 +1.5VSUS

3,4,8,9,10,11,12,14,16,20,23,25,27,28,29,30,31,32,33,34,35,37,39,42 +3V














8,10,23,25,27,31,32,36,37,38 +3VPCU

+5VPCU




**PROJECT : SX6**  
**Quanta Computer Inc.**

Size Custom Document Number **DDR3 DIMM-1** Rev 2B

Date: Tuesday, December 15, 2009 Sheet 15 of 43



BADD1	BADD0	
0	0	EE/EF
0	1	7E/7F
1	0	2E/2F
1	1	4E/4F(Default)










MEM_ID[3:0]	Vendor	Type	Vendor P/N	Quanta P/N
0000 0100	Samsung E-die Hynix Orion-die	64*16-800MHZ 64*16-800MHZ	K4W1G146E-HC12 H5TQ1G63BF-R12C	AKDSLGG7503 AKDSLZGTW01


I.MEMID\_0: ODM, 0\*Quanta 1\*Wistron  
 II.MEMID\_1: Vram size, 0\*512MB, 1\*1GB  
 III.MEMID\_2: Vram vender, 0\*samsung, 1\*hynix.

Vendor	Part Number	Part Name	Status
Hynix	512M	R9919	不上件
Samsung	512M	0000	不上件
Hynix	1G	R9919, R9920	不上件
Samsung	1G	R9920	不上件

PWRCNTL1	PWRCNTL0	V-CORE
1	1	0.9V
1	0	0.95V
0	1	1.05V
0	0	1.1V

BVEN	BBP
L 0	V-CORE
H 1	+1.8V






Strap Name	Pin Straps description	Default Value
TX_PWRS_ENB	GPIO0 PCI Express Full TX Output Swing 0: 50% Tx output swing for mobile mode 1: full Tx output swing (Default setting for Desktop)	1
TX_DEEMPH_EN	GPIO1 PCI Express Transmitter De-emphasis Enable 0: Tx de-emphasis disabled for mobile mode 1: Tx de-emphasis enabled (Default setting for Desktop)	1
BIF_GEN2_EN_A	GPIO2 0 = Advertises the PCI-E device as 2.5 GT/s capable at power-on. 1 = Advertises the PCI-E device as 5.0 GT/s capable at power-on. 5.0 GT/s capability will be controlled by software.	1
RSVD	GPIO8 Enable CLKREQ# Power Management 0 - CLKREQ# power management capability is disabled 1 - CLKREQ# power management capability is enabled	0
BIF_VGA_DIS	GPIO9	0
RSVD	GPIO21	0
BIOS_ROM_EN	GPIO22 Enable external BIOS ROM device 0 - Disable external BIOS ROM device 1 - Enable external BIOS ROM device	1
AUD[0]	VSYN	1
AUD(1)	HSYN	1
VIP_DEVICE_STRAP_ENA	V2SYN If VIP_DEVICE_STRAP_EN is set to ?? then this pin is used to sense whether a VIP slave device is connected to the VIP Host interface. If VIP_DEVICE_STRAP_EN is set to ?? then this pin is not used as a strap at all (i.e. its value during reset is unimportant), and it can be used as a regular GPIO	0
RSVD	GENERIC	0

### Memory Aperture size


GPIO9 BIOSROM	GPIO13 ROMIDCFG2	GPIO12 ROMIDCFG1	GPIO11 ROMIDCFG0
0	128M	0	0
0	256M	0	1
0	64M	0	0
0	32M	0	1
0	512M	1	0
0	1G	1	0
0	2G	1	1
0	4G	1	1

It is a shared pin strap with CONFIG[2:0] if BIOS\_ROM\_EN is set to 0.





**PROJECT : SX6**  
Quanta Computer Inc.

Size Custom	Document Number <b>Park_GND / LVDS/ Straps</b>	Rev 2B
Date: Tuesday, December 15, 2009   Sheet 19 of 43		



VDD\_R4 -- Power for DVPDATA\_[23:12] - external TMD5 or GPIO; corresponds to DVOA\_MSB\_VMODE register bit; '1' - 3.3 V(default); '0' - 1.8 V; 1.8 V ± 5% or 3.3 V ± 5%

VDD\_R5 -- Power for DVP control pins (DVPCTRL\_[0-2] and DVPCLK) and DVPDATA\_[11:0] - external TMD5 or GPIO; corresponds to DVOA\_LSB\_VMODE register bit; '1' - 3.3 V(default); '0' - 1.8 V; 1.8 V ± 5% or 3.3 V ± 5%



BBP -- Connect to VBBP back bias regulator / generator. If back bias is not used, connect directly to VDDC.

Back Bias Enabled:  
(GPIO\_21\_BB\_EN = 3.3 V):  
1.5 v or 1.8 v

Back Bias Disabled:  
(GPIO\_21\_BB\_EN = 0 v):  
VDDC

POWER

VDDC--Dedicated core power, provides power to the internal logic. 0.9 V - 1.2 V (± 5%)


VDDCI--Isolated (clean) core power for the I/O logic. Voltage level should match that of VDDC. POWER Same as VDDC

**PROJECT : SX6**  
Quanta Computer Inc.

Size Custom	Document Number <b>Park_Power_and_NC</b>	Rev 2B
Date: Tuesday, December 15, 2009		Sheet 20 of 43

NB5/RD2






**MEMORY INTERFACE**

MDA0	K27	DQA_0	MAA_0	K17	MAA0
MDA1	J29	DQA_1	MAA_1	J20	MAA1
MDA2	H30	DQA_2	MAA_2	H23	MAA2
MDA3	H32	DQA_3	MAA_3	G23	MAA3
MDA4	G29	DQA_4	MAA_4	G24	MAA4
MDA5	F28	DQA_5	MAA_5	H24	MAA5
MDA6	F32	DQA_6	MAA_6	J19	MAA6
MDA7	F30	DQA_7	MAA_7	K19	MAA7
MDA8	C30	DQA_8	MAA_8	J14	MAA8
MDA9	F27	DQA_9	MAA_9	K14	MAA9
MDA10	A28	DQA_10	MAA_10	J11	MAA10
MDA11	C28	DQA_11	MAA_11	J13	MAA11
MDA12	E27	DQA_12	MAA_12	H11	MAA12
MDA13	G26	DQA_13	MAA_13/BA2	G11	A_BA2
MDA14	D26	DQA_14	MAA_14/BA0	J16	A_BA0
MDA15	F25	DQA_15	MAA_15/BA1	L15	A_BA1
MDA16	A25	DQA_16			
MDA17	C25	DQA_17			
MDA18	E25	DQA_18	DQMA_0	E32	DQMA#0
MDA19	E23	DQA_19	DQMA_1	E30	DQMA#1
MDA20	D24	DQA_20	DQMA_2	A21	DQMA#2
MDA21	F23	DQA_21	DQMA_3	C21	DQMA#3
MDA22	D22	DQA_22	DQMA_4	E13	DQMA#4
MDA23	F21	DQA_23	DQMA_5	D12	DQMA#5
MDA24	E21	DQA_24	DQMA_6	E3	DQMA#6
MDA25	D20	DQA_25	DQMA_7	F4	DQMA#7
MDA26	F19	DQA_26			
MDA27	A19	DQA_27	RDQSA_0	H28	QSA0
MDA28	D18	DQA_28	RDQSA_1	C27	QSA1
MDA29	F17	DQA_29	RDQSA_2	A23	QSA2
MDA30	A17	DQA_30	RDQSA_3	E19	QSA3
MDA31	C17	DQA_31	RDQSA_4	E15	QSA4
MDA32	E17	DQA_32	RDQSA_5	D10	QSA5
MDA33	D16	DQA_33	RDQSA_6	D6	QSA6
MDA34	F15	DQA_34	RDQSA_7	G5	QSA7
MDA35	A15	DQA_35			
MDA36	D14	DQA_36	WDQSA_0	H27	QSA#0
MDA37	F13	DQA_37	WDQSA_1	A27	QSA#1
MDA38	A13	DQA_38	WDQSA_2	C23	QSA#2
MDA39	C13	DQA_39	WDQSA_3	C19	QSA#3
MDA40	E11	DQA_40	WDQSA_4	C15	QSA#4
MDA41	A11	DQA_41	WDQSA_5	E9	QSA#5
MDA42	C11	DQA_42	WDQSA_6	C5	QSA#6
MDA43	F11	DQA_43	WDQSA_7	H4	QSA#7
MDA44	A9	DQA_44			
MDA45	C9	DQA_45	ODTA0	L18	ODTA0
MDA46	F9	DQA_46	ODTA1	K16	ODTA1
MDA47	H8	DQA_47			
MDA48	E7	DQA_48	CLKA0	H26	CLKA0
MDA49	A7	DQA_49	CLKA0B	H25	CLKA0#
MDA50	C7	DQA_50			
MDA51	F7	DQA_51	CLKA1	G9	CLKA1
MDA52	A5	DQA_52	CLKA1B	H9	CLKA1#
MDA53	F5	DQA_53			
MDA54	C3	DQA_54	RASA0B	G22	RASA0#
MDA55	E1	DQA_55	RASA1B	G17	RASA1#
MDA56	G7	DQA_56			
MDA57	G6	DQA_57	CASA0B	G19	CASA0#
MDA58	G3	DQA_58	CASA1B	G16	CASA1#
MDA59	G1	DQA_59			
MDA60	J6	DQA_60	CSA0B_0	H22	CSA0#_0
MDA61	J1	DQA_61	CSA0B_1	J22	
MDA62	J3	DQA_62			
MDA63	J5	DQA_63	CSA1B_0	G13	CSA1#_0
			CSA1B_1	K13	


support 1Gbit  
VRAM ( 64M x 16 )



MAA13 for Park-S3: Use only  
for M9x-S3: no support


	M9x-S2/S3	Park-S3
MEM_CALRN0 (J25)	NC	240R
MEM_CALRP0 (K25)	NC	240R
MEM_CALRP1 (J8)	240R	150R
TESTEN2#2 (K7)	NC	0R
R1	NC	10K
R2	0R	680R
R3	2.2K	NC
C1	2.2nF	68pF

240R: CS12402FB03  
150R: CS11502FB21  
  
0R: CS00002JB38  
680R: CS16002JB27  
  
2.2nF: CH22206KB16  
68pF: CH06806JB01



**PROJECT : SX6**  
Quanta Computer Inc.

### DDR3 BGA MEMORY




**PROJECT : SX6**  
Quanta Computer Inc.

Size C Document Number Park\_VRAM\_A0,A1 Rev 28

Date: Tuesday, December 15, 2009 Sheet 22 of 43





MV modified -  
Update footprint  
for SMT issue

3,4,8,9,10,11,12,14,15,16,20,23,25,27,28,29,30,31,32,33,34,35,37,39,42 +3V


12,20,23,25,31,32,35,37,42 +5V

	<b>PROJECT : SX6</b> Quanta Computer Inc.		Rev
	Size	Document Number	2B
	Custom	<b>HDMI Conn</b>	
Date: Tuesday, December 15, 2009			Sheet 24 of 43




Note: JACK\_SEN# is electrically floating when no jack is inserted and shorted to ground when jack is present.

**INT. SPEAKER**




**Headphone Jack**

**normal CLOSE**




**EXT Mic Jack**

**normal CLOSE**




Note: MIC\_SEN# is electrically floating when no jack is inserted and shorted to ground when jack is present.









**PROJECT : SX6**  
**Quanta Computer Inc.**


Size Custom	Document Number <b>SMSC 1098</b>	Rev 2B
Date: Tuesday, December 15, 2009   Sheet 27 of 43		




RTL8151DH-GR



PV modified - change from 0ohm to short pad




R461 and R463 are used in RTL8111DL, remove R463 if switching regulator is enable, Remove R461 external power is used.




PV modified

## Transformer for 10/100/1000



PV modified footprint


## Lan and MDC Con.




**PROJECT : SX6**  
**Quanta Computer Inc.**

Size Custom	Document Number <b>RTL8151DH-GR</b>	Rev 2B
Date: Friday, December 18, 2009   Sheet 28 of 43		


# LEFT SIDE USBX1 and E-SATA/USB COMBO



# RIGHT SIDE USBX2



# Modem CONN




**PROJECT : SX6**  
Quanta Computer Inc.


Size Custom	Document Number <b>EXTERNAL USB X2</b>	Rev 2B
Date: Wednesday, December 16, 2009 Sheet 29 of 43		




### SATA HDD CONNECTOR



### SATA CD-ROM




### Accelerometer Sensor




### POWER BOTTON CONNECT


- 1.+3VPCU(LIDSWITCH PWR)
- 2.LEDVCC(+3VPCU)
- 3.LIDSWITCH
- 4.POWERON#
- 5.PWRLED#
- 6.GND



### CPU FAN & THERMAL




### LED



For RA 9,10,11,12,14,15,16,20,23,25,27,28,29,30,32,33,34,35,37,39,42 +3V  
8,10,23,25,27,32,36,37,38 +3VPCU  
4,9,10,11,12,29,32,33,34,38,41,42,43 +3V5  
12,20,23,24,25,32,35,37,42 +5V  
23,36,42 +15VALW




NB5	<b>PROJECT : SX6</b>		Rev 2B
	Quanta Computer Inc.		
	Size Custom	Document Number ESATA/HDD/ODD/LED/FAN	
Date: Tuesday, December 15, 2009		Sheet 31 of 43	

# BLUETOOTH



Remove R9880 (two pull hi resistor)

# KEYBOARD CONNECTOR.




MV modified - WWAN issue

33 WLAN\_LED# R10228 4.7K/F 4 TP\_CLK

33 WWAN\_LED# R10229 1K/F 4 3 TP\_DATA


27.33 MC1\_DISABLE Q9099 MMST3906-7-F

# USB fingerprint CON



Remove R9882 (two pull hi resistor)

# TOUCH PAD CONNECTOR



Pin1	VDD
Pin2	DATA
Pin3	CLK
Pin4	GND
Pin5	X
Pin6	X



**PROJECT : SX6**  
Quanta Computer Inc.

Size Custom	Document Number <b>BT/WC/FT/ESATA/USB/LED</b>	Rev 2B
Date: Thursday, December 17, 2009   Sheet 32 of 43		

8,10,23,25,27,31,36,37,38 +3VPCU  
12,20,23,24,25,31,35,37,42 +5V  
3,4,8,9,10,11,12,14,15,16,20,23,25,27,28,29,30,31,33,34,35,37,39,42 +3V






# Mini PCI-E Card 1--WLAN



INTEL WLAN CARD PIN 20 W\_DISABLE# have internal pull-up 110k ohm

# Mini PCI-E Card 2 --WWAN




**PROJECT : SX6**  
Quanta Computer Inc.

**NB5**



Size Custom	Document Number <b>MINI PCIE CONN X2</b>	Rev 2B
Date: Tuesday, December 15, 2009   Sheet 33 of 43		









**CPU XDP**

Reserve for BSDL




**PCH XDP**





**PROJECT : SX6**  
Quanta Computer Inc.


Size Custom	Document Number <b>XDP/BRAIDWOOD</b>	Rev 2B
Date: Tuesday, December 15, 2009   Sheet 34 of 43		



DC-IN Connector



	<b>PROJECT : SX6</b>	
	Quanta Computer Inc.	
	Size Custom	Document Number CHARGER (bq24740)
Date: Tuesday, December 22, 2009   Sheet 36 of 43		




	<b>PROJECT : SX6</b>		Rev 2B
	Quanta Computer Inc.		
	Size Custom	Document Number +1.5VSUS DDR3 (RT8207)	
Date: Thursday, December 17, 2009		Sheet 37 of 43	

DC/DC +3V\_ALW/+5V\_ALW/+5V\_ALW2 /+15V\_ALW

+5 Volt +/- 5%  
Countinue current:6A  
Peak current :8A  
OCP minimum :10A


+3.3 Volt +/- 5%  
Countinue current:5A  
Peak current:6A  
OCP minimum 7.5A

+3.3 Volt +/- 5%  
Countinue current: 100mA



**PROJECT : SX6**  
Quanta Computer Inc.

NB5	Size	Document Number	Rev
	Custom	+5V/+3V (RT8206B)	2B
	Date: Thursday, December 17, 2009	Sheet 36	of 43





**+VCORE**  
 Countinue current:25A  
 Peak current:40A  
 OCP minimum :48A


OCP --> PR66 = 1.54 Kohm


	<b>PROJECT : SX6</b>		Rev 2B
	Quanta Computer Inc.		
	Size Custom	Document Number CPU Core ( ADP3212 )	
Date: Thursday, December 17, 2009		Sheet 39 of 43	







	<b>PROJECT : SX6</b>	
	Quanta Computer Inc.	
	Size Custom	Document Number DDR3 (RT8207)
Date: Thursday, December 17, 2009   Sheet 40 of 43		



	<b>PROJECT : SX6</b>	
	Quanta Computer Inc.	
	Size Custom	Document Number PCH +1.05V
Date: Thursday, December 17, 2009   Sheet 41 of 43		


MP改無鹵跟ESD



For S3 power reduce

	<b>PROJECT : SX6</b>		Rev 2B
	Quanta Computer Inc.		
	Size Custom	Document Number DISCHARGE / 3VS5 / 5VS5 / LAN	
Date: Thursday, December 17, 2009		Sheet 42 of 43	

# VGA Core & VCC1.1



PWRCNTL1	PWRCNTL0	V-CORE
1	1	0.9V
1	0	0.95V
0	1	1.05V
0	0	1.1V

