

www.kythroughvitinh.com

Compal confidential

Schematics Document


Mobile Penryn uFCPGA with Intel Cantiga_GM+ICH9-M core logic

2008-01-01

機 密	等級	硬體二部
	產出人員	
	產出日期	
	解禁日期	

Security Classification	Compal Secret Data			Title Compal Electronics, Inc.		
Issued Date	2007/08/28	Deciphered Date	2006/03/10	Cover Sheet		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Document Number	Rev
				Custom	Montevina Blade UMA LA4101P	0.3
Date:	Saturday, January 05, 2008		Sheet	1	of	46

Montevina Consumer 14" UMA



RTC CKT. P21	LED P33
ACCELEROMETER-1 ST P24	Dock P34 USB2.0*1 RGB RJ45 SPDIF CIR MIC*1 LINE-OUT*1
ACCELEROMETER-2 BOSCH P24	
K/B backlight Conn P33	
DC/DC Interface CKT. P36	
5 in 1 Slot P33	

Touch Pad CONN. P33

SPI ROM 25LF080A P31

Int.KBD P32

Security Classification	Compal Secret Data			Title		
Issued Date	2006/02/13	Deciphered Date	2006/03/10	Compal Electronics, Inc.		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	Montevina Blade UMA LA4101P	0.3
				Date:	Saturday, January 05, 2008	Sheet 2 of 46

USB Board Conn USB conn x2 P30
Audio board CIR Conn P29
Capsense switch Conn P33

Voltage Rails

O MEANS ON X MEANS OFF

power plane	+B	+5VALW +3VALW	+1.8V	+5VS +3VS +1.5VS +0.9V +VCCP +CPU_CORE +2.5VS +1.8VS
State				
S0	O	O	O	O
S1	O	O	O	O
S3	O	O	O	X
S5 S4/AC	O	O	X	X
S5 S4/ Battery only	O	X	X	X
S5 S4/AC & Battery don't exist	X	X	X	X

Symbol Note :



@ :	means just reserve , no build
45 @ :	means need be mounted when 45 level assy or rework stage.
DEBUG@ :	means just reserve for debug.
BATT @ :	means need be mounted when 45 level assy or rework stage.
CONN@ :	means ME part
ESATA @ :	means just reserve for ESATA
GS @ :	means just reserve for G sensor
FP @ :	means just reserve for Finger Print
Multi @ :	means just reserve for Multi Bay
NewC@ :	means just reserve for New card
DOCK@ :	means just reserve for Docking
Main@ :	means just reserve for Main stream
OPP@ :	means just reserve for OPP
2MiniC@ :	means just reserve for 2nd Mini card slot

USB assignment:

USB-0	Right side
USB-1	Right side
USB-2	Left side(with ESATA)
USB-3	Dock
USB-4	Camera
USB-5	WLAN
USB-6	Bluetooth
USB-7	Finger Printer
USB-8	MiniCard(WWAN/TV)
USB-9	Express card
USB-10	X
USB-11	X

PCIe assignment:

PCIe-1	TV /WWAN/Robeson
PCIe-2	X
PCIe-3	WLAN
PCIe-4	GLAN (Realtek)
PCIe-5	Card reader
PCIe-6	New Card

SMBUS Control Table

	SOURCE	INVERTER	BATT	SERIAL EEPROM	Thermal Sensor	SODIMM	CLK CHIP	MINI CARD	LCD	Cap sensor board	NEW CARD	G sensor
SMB_EC_CK1 SMB_EC_DA1	KB926	X	V	V	X	X	X	X	X	V	X	X
SMB_EC_CK2 SMB_EC_DA2	KB926	X	X	X	V	X	X	X	X	X	X	X
SMB_CK_CLK1 SMB_CK_DAT1	ICH9	X	X	X	X	V	V	V	X	X	V	V
LCD_CLK LCD_DAT	Cantiga	X	X	X	X	X	X	X	V	X	X	X

43154432L01 : Main@/DEBUG@/DOCK@/NewC@/FP@/ESATA@/GS@/Multi@/2MiniC@
 43154432L02 : Main@/DEBUG@/DOCK@/NewC@/FP@/ESATA@/GS@/2MiniC@
 43154432L03 : Main@/DEBUG@/DOCK@/NewC@/FP@/2MiniC@
 43154432L04 : OPP@/DEBUG@
 43154432L05 : OPP@/DEBUG@

I2C / SMBUS ADDRESSING


DEVICE	HEX	ADDRESS
DDR SO-DIMM 0	A0	1 0 1 0 0 0 0 0
DDR SO-DIMM 1	A4	1 0 1 0 0 1 0 0
CLOCK GENERATOR (EXT.)	D2	1 1 0 1 0 0 1 0

43154432L01 : UMA GM PA FF (SI-1)
 43154432L02 : UMA GM PR FF (SI-1)
 43154432L03 : UMA GL PR FF-
 43154432L04 : UMA GM OPP (SI-1)
 43154432L05 : UMA GL OPP

Cantiga GM45 B0(QR32) : SA00001P930
 ICH9M A2 ES2 Base : SA00002AN10


DA600007100 --->Main
 DAZ03V00100 --->OPP


Security Classification	Compal Secret Data		Title		Compal Electronics, Inc.	
Issued Date	2007/08/28	Deciphered Date	2006/03/10	Notes List		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Customer	Montevina Blade UMA LA4101P	0.3
				Date:	Saturday, January 05, 2008	Sheet 3 of 46



JAL50 power sequence AC mode

96.09.03.








* Route the TEST3 and TEST5 signals through a ground referenced Zo = 55-ohm trace that ends in a via that is near a GND via and is accessible through an oscilloscope connection.

CPU_BSEL	CPU_BSEL2	CPU_BSEL1	CPU_BSEL0
166	0	1	1
200	0	1	0
266	0	0	0


Resistor placed within 0.5" of CPU pin. Trace should be at least 25 mils away from any other toggling signal. COMP[0,2] trace width is 18 mils. COMP[1,3] trace width is 4 mils.






Length match within 25 mils. The trace width/space/other is 20/7/25.







JCPU1D		
A4	VSS10011	P6
A8	VSS10021	P21
A11	VSS10031	P24
A14	VSS10041	D2
A16	VSS10051	R5
A19	VSS10061	R22
A23	VSS10071	R25
A27	VSS10081	T1
B2	VSS10091	T4
B8	VSS10101	T23
B11	VSS10111	T26
B13	VSS10121	U8
B16	VSS10131	U21
B19	VSS10141	U24
B21	VSS10151	U25
B24	VSS10161	V2
C5	VSS10171	V5
C8	VSS10181	V22
C11	VSS10191	V25
C14	VSS10201	V1
C16	VSS10211	V4
C19	VSS10221	V23
C2	VSS10231	V26
C22	VSS10241	V3
C25	VSS10251	V6
D1	VSS10261	Y21
D4	VSS10271	Y24
D8	VSS10281	AA2
D11	VSS10291	AA5
D13	VSS10301	AA8
D16	VSS10311	AA11
D19	VSS10321	AA14
D23	VSS10331	AA16
D26	VSS10341	AA19
E3	VSS10351	AA22
E6	VSS10361	AA25
E8	VSS10371	AB1
E11	VSS10381	AB4
E14	VSS10391	AB8
E16	VSS10401	AB11
E19	VSS10411	AB13
E21	VSS10421	AB16
E24	VSS10431	AB19
F5	VSS10441	AB23
F8	VSS10451	AB26
F11	VSS10461	AC3
F13	VSS10471	AC6
F16	VSS10481	AC8
F19	VSS10491	AC11
F2	VSS10501	AC14
F22	VSS10511	AC16
F25	VSS10521	AC19
G4	VSS10531	AC21
G1	VSS10541	AC24
G23	VSS10551	AD2
G26	VSS10561	AD5
H3	VSS10571	AD8
H6	VSS10581	AD11
H21	VSS10591	AD13
H24	VSS10601	AD19
J2	VSS10611	AD22
J5	VSS10621	AD25
J22	VSS10631	AE1
J25	VSS10641	AE4
K1	VSS10651	AE8
K4	VSS10661	AE11
K23	VSS10671	AE14
K26	VSS10681	AE16
L3	VSS10691	AE19
L6	VSS10701	AE23
L21	VSS10711	AE26
L24	VSS10721	A2
M2	VSS10731	AF6
M5	VSS10741	AF9
M22	VSS10751	AF11
M25	VSS10761	AF13
N1	VSS10771	AF16
N4	VSS10781	AF19
N23	VSS10791	AF21
N26	VSS10801	A25
P3	VSS10811	AF25
	VSS10821	
	VSS10831	
	VSS10841	
	VSS10851	
	VSS10861	
	VSS10871	
	VSS10881	
	VSS10891	
	VSS10901	
	VSS10911	
	VSS10921	
	VSS10931	
	VSS10941	
	VSS10951	
	VSS10961	
	VSS10971	
	VSS10981	
	VSS10991	
	VSS11001	
	VSS11011	
	VSS11021	
	VSS11031	
	VSS11041	
	VSS11051	
	VSS11061	
	VSS11071	
	VSS11081	
	VSS11091	
	VSS11101	
	VSS11111	
	VSS11121	
	VSS11131	
	VSS11141	
	VSS11151	
	VSS11161	
	VSS11171	
	VSS11181	
	VSS11191	
	VSS11201	
	VSS11211	
	VSS11221	
	VSS11231	
	VSS11241	
	VSS11251	
	VSS11261	
	VSS11271	
	VSS11281	
	VSS11291	
	VSS11301	
	VSS11311	
	VSS11321	
	VSS11331	
	VSS11341	
	VSS11351	
	VSS11361	
	VSS11371	
	VSS11381	
	VSS11391	
	VSS11401	
	VSS11411	
	VSS11421	
	VSS11431	
	VSS11441	
	VSS11451	
	VSS11461	
	VSS11471	
	VSS11481	
	VSS11491	
	VSS11501	
	VSS11511	
	VSS11521	
	VSS11531	
	VSS11541	
	VSS11551	
	VSS11561	
	VSS11571	
	VSS11581	
	VSS11591	
	VSS11601	
	VSS11611	
	VSS11621	
	VSS11631	
	VSS11641	
	VSS11651	
	VSS11661	
	VSS11671	
	VSS11681	
	VSS11691	
	VSS11701	
	VSS11711	
	VSS11721	
	VSS11731	
	VSS11741	
	VSS11751	
	VSS11761	
	VSS11771	
	VSS11781	
	VSS11791	
	VSS11801	
	VSS11811	
	VSS11821	
	VSS11831	
	VSS11841	
	VSS11851	
	VSS11861	
	VSS11871	
	VSS11881	
	VSS11891	
	VSS11901	
	VSS11911	
	VSS11921	
	VSS11931	
	VSS11941	
	VSS11951	
	VSS11961	
	VSS11971	
	VSS11981	
	VSS11991	
	VSS12001	
	VSS12011	
	VSS12021	
	VSS12031	
	VSS12041	
	VSS12051	
	VSS12061	
	VSS12071	
	VSS12081	
	VSS12091	
	VSS12101	
	VSS12111	
	VSS12121	
	VSS12131	
	VSS12141	
	VSS12151	
	VSS12161	
	VSS12171	
	VSS12181	
	VSS12191	
	VSS12201	
	VSS12211	
	VSS12221	
	VSS12231	
	VSS12241	
	VSS12251	
	VSS12261	
	VSS12271	
	VSS12281	
	VSS12291	
	VSS12301	
	VSS12311	
	VSS12321	
	VSS12331	
	VSS12341	
	VSS12351	
	VSS12361	
	VSS12371	
	VSS12381	
	VSS12391	
	VSS12401	
	VSS12411	
	VSS12421	
	VSS12431	
	VSS12441	
	VSS12451	
	VSS12461	
	VSS12471	
	VSS12481	
	VSS12491	
	VSS12501	
	VSS12511	
	VSS12521	
	VSS12531	
	VSS12541	
	VSS12551	
	VSS12561	
	VSS12571	
	VSS12581	
	VSS12591	
	VSS12601	
	VSS12611	
	VSS12621	
	VSS12631	
	VSS12641	
	VSS12651	
	VSS12661	
	VSS12671	
	VSS12681	
	VSS12691	
	VSS12701	
	VSS12711	
	VSS12721	
	VSS12731	
	VSS12741	
	VSS12751	
	VSS12761	
	VSS12771	
	VSS12781	
	VSS12791	
	VSS12801	
	VSS12811	
	VSS12821	
	VSS12831	
	VSS12841	
	VSS12851	
	VSS12861	
	VSS12871	
	VSS12881	
	VSS12891	
	VSS12901	
	VSS12911	
	VSS12921	
	VSS12931	
	VSS12941	
	VSS12951	
	VSS12961	
	VSS12971	
	VSS12981	
	VSS12991	
	VSS13001	
	VSS13011	
	VSS13021	
	VSS13031	
	VSS13041	
	VSS13051	
	VSS13061	
	VSS13071	
	VSS13081	
	VSS13091	
	VSS13101	
	VSS13111	
	VSS13121	
	VSS13131	
	VSS13141	
	VSS13151	
	VSS13161	
	VSS13171	
	VSS13181	
	VSS13191	
	VSS13201	
	VSS13211	
	VSS13221	
	VSS13231	
	VSS13241	
	VSS13251	
	VSS13261	
	VSS13271	
	VSS13281	
	VSS13291	
	VSS13301	
	VSS13311	
	VSS13321	
	VSS13331	
	VSS13341	
	VSS13351	
	VSS13361	
	VSS13371	
	VSS13381	
	VSS13391	
	VSS13401	
	VSS13411	
	VSS13421	
	VSS13431	
	VSS13441	
	VSS13451	
	VSS13461	
	VSS13471	
	VSS13481	
	VSS13491	
	VSS13501	
	VSS13511	
	VSS13521	
	VSS13531	
	VSS13541	
	VSS13551	
	VSS13561	
	VSS13571	
	VSS13581	
	VSS13591	
	VSS13601	
	VSS13611	
	VSS13621	
	VSS13631	
	VSS13641	
	VSS13651	
	VSS13661	
	VSS13671	
	VSS13681	
	VSS13691	
	VSS13701	
	VSS13711	
	VSS13721	
	VSS13731	
	VSS13741	
	VSS13751	
	VSS13761	
	VSS13771	
	VSS13781	
	VSS13791	
	VSS13801	
	VSS13811	
	VSS13821	
	VSS13831	
	VSS13841	
	VSS13851	
	VSS13861	
	VSS13871	
	VSS13881	
	VSS13891	
	VSS13901	
	VSS13911	
	VSS13921	
	VSS13931	
	VSS13941	
	VSS13951	
	VSS13961	
	VSS13971	
	VSS13981	
	VSS13991	
	VSS14001	
	VSS14011	
	VSS14021	
	VSS14031	
	VSS14041	
	VSS14051	
	VSS14061	
	VSS14071	
	VSS14081	
	VSS14091	
	VSS14101	
	VSS14111	
	VSS14121	
	VSS14131	
	VSS14141	
	VSS14151	
	VSS14161	
	VSS14171	
	VSS14181	
	VSS14191	
	VSS14201	
	VSS14211	
	VSS14221	
	VSS14231	
	VSS14241	
	VSS14251	
	VSS14261	
	VSS14271	
	VSS14281	
	VSS14291	
	VSS14301	
	VSS14311	
	VSS14321	
	VSS14331	
	VSS14341	
	VSS14351	
	VSS14361	
	VSS14371	
	VSS14381	
	VSS14391	
	VSS14401	
	VSS14411	
	VSS14421	
	VSS14431	
	VSS14441	
	VSS14451	
	VSS14461	
	VSS14471	
	VSS14481	
	VSS14491	
	VSS14501	
	VSS14511	
	VSS14521	
	VSS14531	
	VSS14541	
	VSS14551	
	VSS14561	
	VSS14571	
	VSS14581	
	VSS14591	
	VSS14601	
	VSS14611	
	VSS14621	
	VSS14631	
	VSS14641	
	VSS14651	
	VSS14661	
	VSS14671	
	VSS14681	
	VSS14691	
	VSS14701	
	VSS14711	
	VSS14721	
	VSS14731	
	VSS14741	
	VSS14751	
	VSS14761	
	VSS14771	
	VSS14781	
	VSS14791	
	VSS14801	
	VSS14811	
	VSS14821	
	VSS14831	
	VSS14841	
	VSS14851	
	VSS14861	
	VSS14871	
	VSS14881	
	VSS14891	
	VSS14901	
	VSS14911	
	VSS14921	
	VSS14931	
	VSS14941	




Layout note:
Route H_SCOMP and H_SCOMP# with trace width, spacing and impedance (55 ohm) same as FSB data traces



Security Classification	Compal Secret Data		Title
Issued Date	2007/08/28	Deciphered Date	2006/03/10
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
CANTIGA ES_FCBGA1329		Cantiga(16)-AGTL/DMI/DDR	
Size	Document Number	Rev	0.3
Custom	Montevina Blade UMA LA410P	Date:	Saturday, January 05, 2008
		Sheet	9 of 46



Security Classification	Compal Secret Data		Title	
Issued Date	2007/08/28	Deciphered Date	2006/03/10	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				Montevina Blade UMA LA4101P
Date:	Saturday, January 05, 2008	Sheet	10	of 46





Follow Intel DG & Checklist

Follow Intel DG & Checklist


Follow Intel DG & Checklist

11/10 Disable TV out






Strap Pin Table



CFG[2:0] FSB Freq select	000 = FSB 1066MHz 010 = FSB 800MHz 011 = FSB 667MHz Others = Reserved
CFG[4:3]	Reserved
CFG5 (DMI select)	0 = DMI x 2 1 = DMI x 4 *
CFG6	0 = The iTPM Host Interface is enable 1 = The iTPM Host Interface is disable *
CFG7 (Intel Management Engine Crypto strap)	0 = (TLS)chiper suite with no confidentiality 1 = (TLS)chiper suite with confidentiality *
CFG8	Reserved
CFG9 (PCIe Graphics Lane Reversal)	0 = Reverse Lane,15->0, 14->1 1 = Normal Operation, Lane Number in order *
CFG10 (PCIe Lookback enable)	0 = Enable 1 = Disable *
CFG11	Reserved
CFG[13:12] (XOR/ALLZ)	00 = Reserved 01 = XOR Mode Enabled 10 = All Z Mode Enabled 11 = Normal Operation (Default) *
CFG[15:14]	Reserved
CFG16 (FSB Dynamic ODT)	0 = Disabled 1 = Enabled *
CFG[18:17]	Reserved
CFG19 (DMI Lane Reversal)	0 = Normal Operation (Lane number in Order) * 1 = Reverse Lane
CFG20 (PCIe/SDVO concurrent)	0 = Only PCIe or SDVO is operational. * 1 = PCIe/SDVO are operating simu.



****RED Mark: Means UMA & dis@ Power select****
~It check by INTEL Graphics Disable
Guidelines~







Security Classification	Compal Secret Data			Compal Electronics, Inc.	
Issued Date	2007/08/28	Deciphered Date	2006/03/10	Title	Cantiga(4/6)-PWR
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS, MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Customer	Rev		
	Montevina Blade UMA LA4101P		0.3		
Date:	Saturday, January 05, 2008	Sheet	12	of 46	



Security Classification	Compal Secret Data			Compal Electronics, Inc. Cantiga(6/6)-PWR/GND		
Issued Date	2007/08/28	Deciphered Date	2006/03/10			
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Document Number	Rev
				Custom	Montevina Blade UMA LA4101P	0.3
				Date:	Saturday, January 05, 2008	Sheet 14 of 46


FSC	FSB	FSA	CPU	SRC	PCI	REF	DOT_96	USB
CLKSEL2	CLKSEL1	CLKSEL0	MHz	MHz	MHz	MHz	MHz	MHz
0	0	0	266	100	33.3	14.318	96.0	48.0
0	0	1	133	100	33.3	14.318	96.0	48.0
0	1	0	200	100	33.3	14.318	96.0	48.0
0	1	1	166	100	33.3	14.318	96.0	48.0
1	0	0	333	100	33.3	14.318	96.0	48.0
1	0	1	100	100	33.3	14.318	96.0	48.0
1	1	0	400	100	33.3	14.318	96.0	48.0
1	1	1						

Reserved




@C215	5P_0402_50V8C	2	1	CLK_48M_ICH
@C216	4.7P_0402_50V8C	2	1	CLK_14M_ICH
@C217	4.7P_0402_50V8C	2	1	CLK_PCI_ICH
@C218	4.7P_0402_50V8C	2	1	CLK_PCI_EC
@C219	5P_0402_50V8C	2	1	CLK_DEBUG_PORT_0

CRT Connector








CRT Termination/EMI Filter





11/07 Change CRT louting NB-->Docking-->CRT connector



Security Classification	Compal Secret Data			Title		
Issued Date	2007/08/28	Deciphered Date	2006/07/26	Compal Electronics, Inc. CRT Connector		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Document Number	Rev
					Montevina Blade UMA LA4101P	0.3
				Date:	Saturday, January 05, 2008	Sheet 18 of 46



Security Classification	Compal Secret Data		Title	
Issued Date	2007/08/28	Deciphered Date	2006/07/26	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LCD CONN. Size Document Number Montevina Blade UMA LA4101P Date: Saturday, January 05, 2008 Sheet 19 of 46




A16 swap override Strap


PCI_GNT3# Low= A16 swap override Enable
High= Default *













Boot BIOS Strap

PCI_GNT0#	SPI_CS#1	Boot BIOS Location
0	1	SPI
1	0	PCI
1	1	LPC *





ICH8M Internal VR Enable Strap (Internal VR for VccSus1.05, VccSus1.5, VccCL1.5)	
ICH_INTVRMEN	Low = Internal VR Disabled High = Internal VR Enabled(Default)
ICH8M LAN100 SLP Strap (Internal VR for VccLAN1.05 and VccCL1.05)	
ICH_LAN100_SLP	Low = Internal VR Disabled High = Internal VR Enabled(Default)




P-HDD


ODD

e-SATA
De-feature disable





Add 12p on HDA_SDOUT and HDA_SDOUT



XOR CHAIN ENTRANCE STRAP:RSVD





ICH_RSVD	HDA_SDOUT_CODEC
0	0
0	1
1	0
1	1



Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2007/08/28	Deciphered Date	2006/03/10	Size Document Number	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Customer	Montevina Blade UMA LA410P
				Date:	Saturday, January 05, 2008
				Sheet	21 of 46

ICH9(2/4) LAN,HD,IDE,LPC

Rev 0.3






11/17 Add +3VALW GD to EC_RSMRST# to fix Battery mode can't boot issue

R366 Low -> default High -> No boot

Within 500 mils


11/20 Add HDCP ROM for ICH9M



Security Classification	Compal Secret Data	
Issued Date	2007/08/28	Deciphered Date
		2006/03/10

Compal Electronics, Inc.		
ICH9(3/4) DMI,USB,GPIO,PCIE		
Title	Document Number	Rev
	Montevina Blade UMA LA4101P	0.3
Date:	Saturday, January 05, 2008	Sheet 22 of 46




THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS WITHOUT THE WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




U12E	Pin	Signal	Pin	Signal
AA26	VSS[001]	VSS[107]	H5	
AA27	VSS[002]	VSS[108]	J23	
AA3	VSS[003]	VSS[109]	J26	
AA6	VSS[004]	VSS[110]	J27	
AA6	VSS[005]	VSS[111]	AC22	
AA6	VSS[006]	VSS[112]	K28	
AA23	VSS[007]	VSS[113]	K29	
AB28	VSS[008]	VSS[114]	K28	
AB29	VSS[009]	VSS[115]	L13	
AB4	VSS[010]	VSS[116]	L2	
AB6	VSS[011]	VSS[117]	L26	
AB6	VSS[012]	VSS[118]	L27	
AC17	VSS[013]	VSS[119]	L7	
AC26	VSS[014]	VSS[120]	M12	
AC27	VSS[015]	VSS[121]	M13	
AC3	VSS[016]	VSS[122]	M14	
AD1	VSS[017]	VSS[123]	M15	
AD10	VSS[018]	VSS[124]	M16	
AD12	VSS[019]	VSS[125]	M17	
AD13	VSS[020]	VSS[126]	M28	
AD14	VSS[021]	VSS[127]	M29	
AD18	VSS[022]	VSS[128]	M29	
AD21	VSS[023]	VSS[129]	N11	
AD28	VSS[024]	VSS[130]	N12	
AD29	VSS[025]	VSS[131]	N13	
AD4	VSS[026]	VSS[132]	N14	
AD6	VSS[027]	VSS[133]	N15	
AD7	VSS[028]	VSS[134]	N16	
AD9	VSS[029]	VSS[135]	N17	
AE12	VSS[030]	VSS[136]	N18	
AE13	VSS[031]	VSS[137]	N19	
AE14	VSS[032]	VSS[138]	N26	
AE16	VSS[033]	VSS[139]	N27	
AE17	VSS[034]	VSS[140]	N27	
AE2	VSS[035]	VSS[141]	P12	
AE24	VSS[036]	VSS[142]	P13	
AE3	VSS[037]	VSS[143]	P14	
AE4	VSS[038]	VSS[144]	P15	
AE9	VSS[039]	VSS[145]	P16	
AF1	VSS[040]	VSS[146]	P2	
AF16	VSS[041]	VSS[147]	P23	
AF18	VSS[042]	VSS[148]	P29	
AF18	VSS[043]	VSS[149]	P4	
AF22	VSS[044]	VSS[150]	P7	
AF24	VSS[045]	VSS[151]	R11	
AF25	VSS[046]	VSS[152]	R12	
AF27	VSS[047]	VSS[153]	R13	
AF28	VSS[048]	VSS[154]	R14	
AF5	VSS[049]	VSS[155]	R14	
AF7	VSS[050]	VSS[156]	R15	
AF9	VSS[051]	VSS[157]	R16	
AG13	VSS[052]	VSS[158]	R17	
AG16	VSS[053]	VSS[159]	R18	
AG18	VSS[054]	VSS[160]	R28	
AG20	VSS[055]	VSS[161]	T12	
AG23	VSS[056]	VSS[162]	T13	
AG3	VSS[057]	VSS[163]	T14	
AG6	VSS[058]	VSS[164]	T15	
AH1	VSS[059]	VSS[165]	T16	
AH12	VSS[060]	VSS[166]	T17	
AH14	VSS[061]	VSS[167]	T23	
AH17	VSS[062]	VSS[168]	B26	
AH18	VSS[063]	VSS[169]	U12	
AH22	VSS[064]	VSS[170]	U13	
AH25	VSS[065]	VSS[171]	U14	
AH28	VSS[066]	VSS[172]	U15	
AH5	VSS[067]	VSS[173]	U16	
AH8	VSS[068]	VSS[174]	U17	
AH9	VSS[069]	VSS[175]	AD23	
AH14	VSS[070]	VSS[176]	U26	
AH17	VSS[071]	VSS[177]	U27	
AH17	VSS[072]	VSS[178]	U3	
B10	VSS[073]	VSS[179]	V1	
B11	VSS[074]	VSS[180]	V13	
B14	VSS[075]	VSS[181]	V22	
B17	VSS[076]	VSS[182]	V23	
B2	VSS[077]	VSS[183]	Y4	
B20	VSS[078]	VSS[184]	Y5	
B23	VSS[079]	VSS[185]	Y6	
B5	VSS[080]	VSS[186]	Y6	
B8	VSS[081]	VSS[187]	W26	
C26	VSS[082]	VSS[188]	W27	
C27	VSS[083]	VSS[189]	W3	
E11	VSS[084]	VSS[190]	Y1	
E14	VSS[085]	VSS[191]	Y2	
E18	VSS[086]	VSS[192]	Y2	
E2	VSS[087]	VSS[193]	Y4	
E21	VSS[088]	VSS[194]	Y5	
E24	VSS[089]	VSS[195]	AC28	
E5	VSS[090]	VSS[196]	AH6	
E8	VSS[091]	VSS[197]	AH6	
F18	VSS[092]	VSS[198]	B25	
F28	VSS[093]	VSS[199]		
F29	VSS[094]	VSS[200]		
G12	VSS[095]	VSS[201]		
G14	VSS[096]	VSS[202]		
G18	VSS[097]	VSS[203]		
G21	VSS[098]	VSS[204]		
G24	VSS[099]	VSS[205]		
G26	VSS[100]	VSS[206]		
G27	VSS[101]	VSS[207]		
G8	VSS[102]	VSS[208]		
H2	VSS[103]	VSS[209]		
H23	VSS[104]	VSS[210]		
L28	VSS[105]	VSS[211]		
H29	VSS[106]	VSS[212]		

Security Classification	Compal Secret Data		Title	
Issued Date	2007/08/28	Deciphered Date	2006/03/10	2007/08/28
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size: Custom Document Number: Montevina Blade UMA L4A101P Date: Saturday, January 05, 2008
ICH9-M ES_FCBGA676 ICH9(4/4) POWER&GND				Rev: 0.3 Sheet 23 of 46



HDD Connector




ACCELEROMETER (ST)





CD-ROM Connector



ACCELEROMETER (Bosch)




Multi Bay




Security Classification	Compal Secret Data	
Issued Date	2007/08/28	Deciphered Date
		2006/03/10
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		

Compal Electronics, Inc.		
Title	HDD & CDROM	
Size	Document Number	Rev
Custom	Montevina Blade UMA LA410P	0.3
Date:	Saturday, January 05, 2008	Sheet 24 of 46


Mini Card 0--TV tuner/WWAN/Robson SIM card Connector




Mini Card 2---WLAN




New Card




Close to JEXP




Near to Express Card slot.




Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2007/08/28	Deciphered Date	2006/07/26	WLAN, WWAN, New Card	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date		Rev	
	Montevina Blade UMA LA4101P	Saturday, January 05, 2008		03	
		Sheet	26	of	46



09/26 (JMicron)recommend width/length: 12mil / <250mil for PREXT signal (pin 7)



11/07 Change to 10K(vender)




01/03 Change Cardreader LED control


09/26 (JMicron)recommend add a test point for pin 13 - 14

11/07 Change to 8.2K(vender)


11/09 Add D18 for cardreader wake up



White LED: VF=3V, IF = 5mA, Res = 56ohm




01/03 Change Cardreader LED control





JMB385

Card Reader Connector




11/17 Update CIS library

09/26 (JMicron)recommend C1328/1000pF close to U36 pin5
 09/26 (JMicron)recommend place C1329/0.1uF near by C1328
 09/26 (JMicron)recommend (APVDD, 20 mil width, less than 120mil long)




Use 0603 type and over 20 mils trace width on both side
 09/26 (JMicron)recommend change to 0805 size
 09/26 (JMicron)recommend +VCC_OUT >30mil



11/07 Change U37 correct PCBFootprint SOT23
 11/07 BOM delete for JMB385 internal LDO

09/26 Must change P mos FET




11/07 Don't stuff for JMB385 internal LDO

Security Classification	Compal Secret Data		Title	Compal Electronics, Inc.	
Issued Date	2007/08/28	Deciphered Date	2006/10/06	USB CardReader&CONN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size	Document Number	Rev
			Custom	Montevina Blade UMA LA4101P	0.3
Date:	Saturday, January 05, 2008	Sheet	27	of 46	

CODEC POWER

(4.75V(4.56~4.94V))
300mA




11/07 Stuff 0 Ohm for AGND and GND


SENSE A		SENSE B	
Port	Resistor	Port	Resistor
A	39.2K	E	39.2K
B	20K	F	20K
C	10K	G	10K
D	5.11K	H	5.11K

Security Classification	Compal Secret Data			Title	Codec_IDT9271B7		
Issued Date	2007/08/28	Deciphered Date	2006/07/26	Size	Document Number	Rev	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Custom	Montevina Blade UMA LA401P	0.3	
				Date:	Saturday, January 05, 2008	Sheet	28 of 46


Left side USB Connector



Left side eSATA/USB combination Connector




Finger printer




BT Connector

Need change to New version




USB cable connector for Right side




Security Classification	Compal Secret Data			Title	
Issued Date	2007/08/28	Deciphered Date	2006/07/26	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Montevina Blade UMA LA4101P	
				Date:	Rev
				Saturday, January 05, 2008	0.3
				Sheet	of
				30	46

SPI ROM





SP07000F500 S SOCKET WIESON G6179-100000 8P SPIFLASH
WIESO_G6179-100000_8P



12/27EMI request

11/16 Change TO +3VALW




11/17 Add SB HDCP ROM


01/03 Change HDCP ROM to +3VS

LPC Debug Port

Change from +3VL to +3VS. 6/9
Removed +3VS. 6/13





Connect pin3 & 23 together and pin 24 to GND in 6/29.




11/07 Add 0 Ohm for debug port


Security Classification	Compal Secret Data			Title				
Issued Date	2007/08/28	Deciphered Date	2006/07/26	Compal Electronics, Inc.				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				BIOS ROM				
				Size	Document Number		Rev	
					Montevina Blade UMA LA4101P		0.3	
Date:	Saturday, January 05, 2008	Sheet	31	of	46			




SMB_EC_DA1	R573	1	2	4.7K	0.402_5%
SMB_EC_CK1	R577	1	2	4.7K	0.402_5%
SMB_EC_DA2	R574	1	2	4.7K	0.402_5%
SMB_EC_CK2	R575	1	2	4.7K	0.402_5%





11/09 Delete CLKRUN#
11/09 Add HDA_RST# to EC



11/07 Add SYSON and SUSP# PD
11/17 Change to +3VALW



11/15 Delete PCI_PME#
11/07 Connect DOCK_SLP_BTN# to ON/OFFBTN



<21> GATEA20	GATEA20	1
<21> KB_RST#	KB_RST#	2
<22> SIRQ	SIRQ	3
<22> SIRQ	LPC_FRAME#	4
<21,26,31> LPC_FRAME#	LPC_AD3	5
<21,26,31> LPC_AD2	LPC_AD2	7
<21,26,31> LPC_AD1	LPC_AD1	8
<21,26,31> LPC_AD0	LPC_AD0	10

PCI_CLK	PCI_RST#	13
PCIRST#	PCIRST#	13
EC_RST#	EC_RST#	20
CH1/GPIO2E	CLKRUN#/GPIO1D	20
CH1/GPIO2E	CLKRUN#/GPIO1D	38

KS10	KS10	55
KS11	KS11	56
KS12	KS12	57
KS13	KS13	58
KS14	KS14	59
KS15	KS15	60
KS16	KS16	61
KS17	KS17	62
KS00	KS00	39
KS01	KS01	40
KS02	KS02	41
KS03	KS03	42
KS04	KS04	43
KS05	KS05	44
KS06	KS06	45
KS07	KS07	46
KS08	KS08	47
KS09	KS09	48
KS10	KS10	49
KS11	KS11	50
KS12	KS12	51
KS13	KS13	52
KS14	KS14	53
KS15	KS15	54
KS16	KS16	55
KS17	KS17	56

SMB_EC_CK1	SMB_EC_CK1	77
SMB_EC_DA1	SMB_EC_DA1	78
SMB_EC_CK2	SMB_EC_CK2	79
SMB_EC_DA2	SMB_EC_DA2	80

SLP_S3#	SLP_S3#	6
SLP_S5#	SLP_S5#	14
EC_SMI#	EC_SMI#	15
LID_SW#	LID_SW#	16
ESB_CLK R	ESB_CLK R	17
ESB_DAT R	ESB_DAT R	18
EC_PME#	EC_PME#	19
TSATN#	TSATN#	25
CONA#	CONA#	28
WWAN_POWER_OFF	WWAN_POWER_OFF	29
UTX	UTX	30
LAN_POWER_OFF R	LAN_POWER_OFF R	31
ON/OFFBTN	ON/OFFBTN	32
DIM_LED	DIM_LED	34
NUM_LED#	NUM_LED#	36

PM_SLP_S4#/GPIO1D1	PM_SLP_S4#	110
ENBK#/GPIO1D2	ENBK#	112
GPIO1D3	EAPD_CODEC	114
GPIO1D4	THERM_SCI#	115
GPIO1D5	SUSP#	116
GPIO1D6	PWRBTN_OUT#	117
GPIO1D7	NMI_DBS#	118

CIR_RX#/GPIO4	CIR_RX#	73
CIR_RLC_TX#/GPIO41	CIR_RLC_TX#	74
FSTCHG#/GPIO0	FSTCHG#	88
BATT_CHG_LED#/GPIO2	STD_ADP	90
CAPS_LED#/GPIO3	CAPS_LED#	91
BATT_LOW_LED#/GPIO4	BAT_LED#	92
SUSP_LED#/GPIO5	ON/OFFBTN_LED#	93
SYSON#/GPIO6	SYSON	95
VR_ONXCLK3#/GPIO7	VR_ON	121
AC_IN#/GPIO69	AC_IN	127

EC_RSMRST#/GPIO3	EC_RSMRST#	100
PM_SLP_S5#/GPIO4	EC_LID_OUT#	101
EC_SMI#/GPIO8	EC_ON	102
EC_SW#/GPIO6	WL_BLUE_LED#	103
ICH_PWROK#/GPIO6	PM_PWROK	104
BKOFF#/GPIO8	BKOFF#	105
EC_PME#/GPIO8	TP_LED#	106
WL_OFF#/GPIO10	TP_LED#	107
GPIO11	TP_LED#	108

SLP_S4#	SLP_S4#	22
ENBK#	ENBK#	112
EAPD_CODEC	EAPD_CODEC	114
THERM_SCI#	THERM_SCI#	115
SUSP#	SUSP#	116
PWRBTN_OUT#	PWRBTN_OUT#	117
NMI_DBS#	NMI_DBS#	118

INVT_PWM/PWM1/GPIO0F	INVT_PWM	<19>
BEEP#/PWM2/GPIO10	FAN_PWM	<6>
SERRIO#	EC_BEEP	<28>
ACOFF#/FANPWM2/GPIO12	ACOFF	<38,39>

BATT_TEMP/AD0/GPIO38	BATT_TEMP	<37>
BATT_OVP/AD1/GPIO39	BATT_OVP	<37>
ADP_I	ADP_I	<38>
ADP_ID	ADP_ID	<37>
TP_BTN#	TP_BTN#	<33>
ANA_MIC_DET	ANA_MIC_DET	<29>

DAC_BRIG/DA0/GPIO3C	DAC_BRIG	<19>
EN_DFANI/DA1/GPIO3D	VCTRL	<38>
IREF/DA2/GPIO3E	IREF	<38>
DA3/GPIO3F	AC_SET	<38>

PSCLK1/GPIO4A	EC_MUTE#	<29>
PSDAT1/GPIO4B	USB_EN#	<30>
PSCLK2/GPIO4C	I2C_INT	<33>
PSDAT2/GPIO4D	MUTE_LED	<34>
TP_CLK#/PSCLK3/GPIO4E	TP_CLK	<33>
TP_DATA#/PSDAT3/GPIO4F	TP_DATA	<33>

GA20/GPIO00	GA20/GPIO00	1
KB_RST#/GPIO1	KB_RST#	2
SERRIO#	SERRIO#	3
LPC_FRAME#	LPC_FRAME#	4
LPC_AD3	LPC_AD3	5
LPC_AD2	LPC_AD2	7
LPC_AD1	LPC_AD1	8
LPC_AD0	LPC_AD0	10

PCI_CLK	PCI_RST#	13
PCIRST#	PCIRST#	13
EC_RST#	EC_RST#	20
CH1/GPIO2E	CLKRUN#/GPIO1D	20
CH1/GPIO2E	CLKRUN#/GPIO1D	38

KS10	KS10	55
KS11	KS11	56
KS12	KS12	57
KS13	KS13	58
KS14	KS14	59
KS15	KS15	60
KS16	KS16	61
KS17	KS17	62
KS00	KS00	39
KS01	KS01	40
KS02	KS02	41
KS03	KS03	42
KS04	KS04	43
KS05	KS05	44
KS06	KS06	45
KS07	KS07	46
KS08	KS08	47
KS09	KS09	48
KS10	KS10	49
KS11	KS11	50
KS12	KS12	51
KS13	KS13	52
KS14	KS14	53
KS15	KS15	54
KS16	KS16	55
KS17	KS17	56

SMB_EC_CK1	SMB_EC_CK1	77
SMB_EC_DA1	SMB_EC_DA1	78
SMB_EC_CK2	SMB_EC_CK2	79
SMB_EC_DA2	SMB_EC_DA2	80

SLP_S3#	SLP_S3#	6
SLP_S5#	SLP_S5#	14
EC_SMI#	EC_SMI#	15
LID_SW#	LID_SW#	16
ESB_CLK R	ESB_CLK R	17
ESB_DAT R	ESB_DAT R	18
EC_PME#	EC_PME#	19
TSATN#	TSATN#	25
CONA#	CONA#	28
WWAN_POWER_OFF	WWAN_POWER_OFF	29
UTX	UTX	30
LAN_POWER_OFF R	LAN_POWER_OFF R	31
ON/OFFBTN	ON/OFFBTN	32
DIM_LED	DIM_LED	34
NUM_LED#	NUM_LED#	36

PM_SLP_S4#/GPIO1D1	PM_SLP_S4#	110
ENBK#/GPIO1D2	ENBK#	112
GPIO1D3	EAPD_CODEC	114
GPIO1D4	THERM_SCI#	115
GPIO1D5	SUSP#	116
GPIO1D6	PWRBTN_OUT#	117
GPIO1D7	NMI_DBS#	118

CIR_RX#/GPIO4	CIR_RX#	73
CIR_RLC_TX#/GPIO41	CIR_RLC_TX#	74
FSTCHG#/GPIO0	FSTCHG#	88
BATT_CHG_LED#/GPIO2	STD_ADP	90
CAPS_LED#/GPIO3	CAPS_LED#	91
BATT_LOW_LED#/GPIO4	BAT_LED#	92
SUSP_LED#/GPIO5	ON/OFFBTN_LED#	93
SYSON#/GPIO6	SYSON	95
VR_ONXCLK3#/GPIO7	VR_ON	121
AC_IN#/GPIO69	AC_IN	127

EC_RSMRST#/GPIO3	EC_RSMRST#	100
PM_SLP_S5#/GPIO4	EC_LID_OUT#	101
EC_SMI#/GPIO8	EC_ON	102
EC_SW#/GPIO6	WL_BLUE_LED#	103
ICH_PWROK#/GPIO6	PM_PWROK	104
BKOFF#/GPIO8	BKOFF#	105
EC_PME#/GPIO8	TP_LED#	106
WL_OFF#/GPIO10	TP_LED#	107
GPIO11	TP_LED#	108

SLP_S4#	SLP_S4#	22
ENBK#	ENBK#	112
EAPD_CODEC	EAPD_CODEC	114
THERM_SCI#	THERM_SCI#	115
SUSP#	SUSP#	116
PWRBTN_OUT#	PWRBTN_OUT#	117
NMI_DBS#	NMI_DBS#	118

INVT_PWM/PWM1/GPIO0F	INVT_PWM	<19>
BEEP#/PWM2/GPIO10	FAN_PWM	<6>
SERRIO#	EC_BEEP	<28>
ACOFF#/FANPWM2/GPIO12	ACOFF	<38,39>

BATT_TEMP/AD0/GPIO38	BATT_TEMP	<37>
BATT_OVP/AD1/GPIO39	BATT_OVP	<37>
ADP_I	ADP_I	<38>
ADP_ID	ADP_ID	<37>
TP_BTN#	TP_BTN#	<33>
ANA_MIC_DET	ANA_MIC_DET	<29>

DAC_BRIG/DA0/GPIO3C	DAC_BRIG	<19>
EN_DFANI/DA1/GPIO3D	VCTRL	<38>
IREF/DA2/GPIO3E	IREF	<38>
DA3/GPIO3F	AC_SET	<38>

PSCLK1/GPIO4A	EC_MUTE#	<29>
PSDAT1/GPIO4B	USB_EN#	<30>
PSCLK2/GPIO4C	I2C_INT	<33>
PSDAT2/GPIO4D	MUTE_LED	<34>
TP_CLK#/PSCLK3/GPIO4E	TP_CLK	<33>
TP_DATA#/PSDAT3/GPIO4F	TP_DATA	<33>

SDICS#/GPIOA00	SDICLK#/GPIOA01	SDID0#/GPIOA02	SDID1#/GPIOA03
SPID0R#	SPID0W#	SPID0CLK#	SPID0CS#
SPICLK#/GPIO68	SPICLW#/GPIO68	SPICSW#	SPICSS#

CIR_RX#/GPIO4	CIR_RX#	73
CIR_RLC_TX#/GPIO41	CIR_RLC_TX#	74
FSTCHG#/GPIO0	FSTCHG#	88
BATT_CHG_LED#/GPIO2	STD_ADP	90
CAPS_LED#/GPIO3	CAPS_LED#	91
BATT_LOW_LED#/GPIO4	BAT_LED#	92
SUSP_LED#/GPIO5	ON/OFFBTN_LED#	93
SYSON#/GPIO6	SYSON	95
VR_ONXCLK3#/GPIO7	VR_ON	121
AC_IN#/GPIO69	AC_IN	127

EC_RSMRST#/GPIO3	EC_RSMRST#	100
PM_SLP_S5#/GPIO4	EC_LID_OUT#	101
EC_SMI#/GPIO8	EC_ON	102
EC_SW#/GPIO6	WL_BLUE_LED#	103
ICH_PWROK#/GPIO6	PM_PWROK	104
BKOFF#/GPIO8	BKOFF#	105
EC_PME#/GPIO8	TP_LED#	106
WL_OFF#/GPIO10	TP_LED#	107
GPIO11	TP_LED#	108

INVT_PWM/PWM1/GPIO0F	INVT_PWM	<19>
BEEP#/PWM2/GPIO10	FAN_PWM	<6>
SERRIO#	EC_BEEP	<28>
ACOFF#/FANPWM2/GPIO12	ACOFF	<38,39>

BATT_TEMP/AD0/GPIO38	BATT_TEMP	<37>
BATT_OVP/AD1/GPIO39	BATT_OVP	<37>
ADP_I	ADP_I	<38>
ADP_ID	ADP_ID	<37>
TP_BTN#	TP_BTN#	<33>
ANA_MIC_DET	ANA_MIC_DET	<29>

DAC_BRIG/DA0/GPIO3C	DAC_BRIG	<19>
EN_DFANI/DA1/GPIO3D	VCTRL	<38>
IREF/DA2/GPIO3E	IREF	<38>
DA3/GPIO3F	AC_SET	<38>

PSCLK1/GPIO4A	EC_MUTE#	<29>
PSDAT1/GPIO4B	USB_EN#	<30>
PSCLK2/GPIO4C	I2C_INT	<33>
PSDAT2/GPIO4D	MUTE_LED	<34>
TP_CLK#/PSCLK3/GPIO4E	TP_CLK	<33>
TP_DATA#/PSDAT3/GPIO4F	TP_DATA	<33>

SDICS#/GPIOA00	SDICLK#/GPIOA01	SDID0#/GPIOA02	SDID1#/GPIOA03
SPID0R#	SPID0W#	SPID0CLK#	SPID0CS#
SPICLK#/GPIO68	SPICLW#/GPIO68	SPICSW#	SPICSS#

CIR_RX#/GPIO4	CIR_RX#	73
CIR_RLC_TX#/GPIO41	CIR_RLC_TX#	74
FSTCHG#/GPIO0	FSTCHG#	88
BATT_CHG_LED#/GPIO2	STD_ADP	90
CAPS_LED#/GPIO3	CAPS_LED#	91
BATT_LOW_LED#/GPIO4	BAT_LED#	92
SUSP_LED#/GPIO5	ON/OFFBTN_LED#	93
SYSON#/GPIO6	SYSON	95
VR_ONXCLK3#/GPIO7	VR_ON	121
AC_IN#/GPIO69	AC_IN	127

EC_RSMRST#/GPIO3	EC_RSMRST#	100
PM_SLP_S5#/GPIO4	EC_LID_OUT#	101
EC_SMI#/GPIO8	EC_ON	102
EC_SW#/GPIO6	WL_BLUE_LED#	103
ICH_PWROK#/GPIO6	PM_PWROK	104
BKOFF#/GPIO8	BKOFF#	105
EC_PME#/GPIO8	TP_LED#	106
WL_OFF#/GPIO10	TP_LED#	107
GPIO11	TP_LED#	108


SLP_S4#	SLP_S4#	22
ENBK#	ENBK#	112
EAPD_CODEC	EAPD_CODEC	114
THERM_SCI#	THERM_SCI#	115
SUSP#	SUSP#	116
PWRBTN_OUT#	PWRBTN_OUT#	117
NMI_DBS#	NMI_DBS#	118

INVT_PWM/PWM1/GPIO0F	INVT_PWM	<19>
BEEP#/PWM2/GPIO10	FAN_PWM	<6>
SERRIO#	EC_BEEP	<28>
ACOFF#/FANPWM2/GPIO12	ACOFF	<38,39>


BATT_TEMP/AD0/GPIO38	BATT_TEMP	<37>
BATT_OVP/AD1/GPIO39	BATT_OVP	<37>
ADP_I	ADP_I	<38>
ADP_ID	ADP_ID	<37>
TP_BTN#	TP_BTN#	<33>
ANA_MIC_DET	ANA_MIC_DET	<29>

DAC_BRIG/DA0/GPIO3C	DAC_BRIG	<19>
EN_DFANI/DA1/GPIO3D	VCTRL	<38>
IREF/DA2/GPIO3E	IREF	<38>
DA3/GPIO3F	AC_SET	<38>


System LED




T/P Board (Include T/P_ON/OFF)




Capacitor Sensor Conn




T/P Board Conn




ON/OFF Button Connector




Keyboard backlight Conn



Mini card LED




Lid Switch Connector





Security Classification	Compal Secret Data		Title	
Issued Date	2007/08/28	Deciphered Date	2006/07/26	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Montevina Blade UMA LA4101P		Rev
Date:	Saturday, January 05, 2008	Sheet	33	of 46

Follow Intel Feedback putting 2.2K ohm




11/07 correct TMDS_B_HPD# connection to North bridge










01/03 Reserver 0 ohm co lay with common choke



HDMI Connector




Security Classification		Compal Secret Data		Title	
Issued Date	2007/08/28	Deciphered Date	2006/03/10	Compal Electronics, Inc.	
				HDMI LS & Conn.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	Montevina Blade UMA LA4101P
Date:	Saturday, January 05, 2008	Sheet	35	of	46




Security Classification	Compal Secret Data		Title	
Issued Date	2007/08/28	Deciphered Date	2006/07/26	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Rev		
	Montevina Blade UMA LA4101P	0.3		
Date:	Saturday, January 05, 2008	Sheet	36	of 46



PH1 under CPU bottom side :
 CPU thermal protection at 90 +-3 degree C
 Recovery at 47 +-3 degree C





Security Classification		Compal Secret Data		Title	
Issued Date	2007/05/29	Deciphered Date	2008/05/29	DC Connector/CPU OTP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Montevina Blade UMA LA4101P	
				Date	Rev
				Saturday, January 05, 2008	0.3
				Sheet	of
				37	46



Charge Detector



Security Classification		Compal Secret Data		Title	
Issued Date	2007/05/29	Deciphered Date	2008/05/29	Charger	
<small>THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>					
Size	Document Number	Montevina Blade UMA LA410P		Rev	0.3
Date:	Saturday, January 05, 2008	Sheet	38	of 46	




Security Classification		Compal Secret Data	
Issued Date	2007/05/29	Deciphered Date	2008/05/29
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Title			
Compal Electronics, Inc.			
3.3VALWP/5VALWP			
Size	Document Number	Rev	
	Montevina Blade UMA LA4101P	0.3	
Date:	Saturday, January 05, 2008	Sheet	39 of 46


38,41> SUSP#



Security Classification		Compal Secret Data		Title	
Issued Date	2007/05/29	Deciphered Date	2008/05/29	1.05V VCCP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Montevina Blade UMA LA4101P	
				Date:	Saturday, January 05, 2008
				Sheet	40 of 46
				R rev	0.3




Security Classification		Compal Secret Data		Title	
Issued Date	2007/05/29	Deciphered Date	2008/05/29	1.5VSP/1.8VP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Compal Electronics, Inc. Montevina Blade UMA LA4101P Rev 0.3	
Date:	Saturday, January 05, 2008	Sheet	41	of	46



www.kythuatchinh.com

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2006/11/23	Deciphered Date	2007/11/23	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				0.9VP/1.1V PCIE
Size	Document Number	Montevina Blade UMA LA410P	Rev	0.3
Date:	Saturday, January 05, 2008	Sheet	42	of 46



Compal Electronics, Inc.			
Title: +CPU_CORE			
Size: Custom	Document Number:	Rev: 0.3	
Date: Saturday, January 05, 2008	Sheet: 43	of 46	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Item	Fixed Issue (Reason for change)	PAGE	Modify List	Date	Phase
1	Transation Fail	08	C41、C42、C43、C44 Change ESR=7m ohm	11/21	SI-1
2	Disable TV out function from Docking	11、34	R61、R62、R63 change to 75 Ohm、TV_DCONSEL_0、TV_DCONSEL_1 connect to GND	11/07	SI-1
3	Update Connetor Library		CRT(JCRT1)、HDMI(JHDMI1)、ESATA(JP53)、Finger print(JJP24)、FAN(JP2)、Speaker(JP60)、Multi bay(JP12)、Dual LED(D53、D12)	11/17	SI-1
4	Delete LVDS B channel	11、19	Schematic Delete	11/17	SI-1
5	USB camera Footprint error	19	Change U42 to G916-390T1UF SOT23, it adjustable mode, R1091=215K、R1093=100K	11/07	SI-1
6	Reserve Card reader D3E function	22、27	GPIO6= CR_CPPE#、GPIO22=CR_WAKE#	11/17	SI-1
7	Swap PCIE LAN and New card	22	Swap PCIE4 and PICE6	11/17	SI-1
8	Add HDCP ROM for ICH9M	22、31	Add HDCP ROM for ICH9M	11/17	SI-1
9	Change G sensor control from SB、LED drive by +5VS	22、33	Change G sensor control from SB	11/17	SI-1
10	Avoid Battery mode can't boot issue	22、39	Add +3VALW GD to EC_RSMRST# to fix Battery mode can't boot issue	11/17	SI-1
11	Add G sensor ST and Bosch	24	Add G sensor ST and Bosch	11/17	SI-1
12	Change LAN solution (Marvell to Realtek)	25	Change LAN solution (Marvell to Realtek)	11/17	SI-1
13	LAN can't work	25	U46 Change to correct transformer type	11/17	SI-1
14	Cardreader schematic review and update, add D3E function	27	R709-->10K、R402-->8.2K、R704-->Stuff、R705-->@、U37-->@、Cardreader LED-->+5VS、add D3E function	11/17	SI-1
15	Jack can't detect normal	28	R1059 change from 39.2 to 39.2K	11/17	SI-1
16	Speaker work un normal	28	Add and Stuff C1362、R1065、R596	11/17	SI-1
17	HP audio team recommend	28、29	C285-C292、C1352、C1354 change to 0.022U、Amp output setup to 15.6 dB、Reserve C305、C306 for GNDA and GND	11/17	SI-1
18	Audio jack can't detect normal	29	Add Pull up resistor R401 to +3VALW	11/17	SI-1
19	Docking HP audio test fail	29	Add C295、BC296 to avoid DC level, and add R409、R410 to reduce HP out level	11/17	SI-1
20	Leakage problem	32	Correct direction prectect leakage	11/07	SI-1
21	EC pin define update	32	Delete EC_PME#、SYSON PU、SUSP# PU、LID_SW# change to +3VALW、Delete CLKRUN#、R582->@ for C0 chip、CIR PU+5VL、add 100P to BATT_OVP(EC recommend)	11/07	SI-1
22	Can't Hibernation(SLP_S4#)	32	Connect SLP_S4# to SB	11/17	SI-1
23	EC can't receive docking present	34	CONA# change +3VL	11/12	SI-1
24	HDMI can't detect	35	DDC_EN must enable、TMDS_B_HPD# inverse	11/07	SI-1
25	LVDS power on timing	19	C238 change to 0.047u to meet TI timing	01/03	SI-2
26	Prevent WWAN nosie	21	Add 12p on HDA_SDOOUT and HDA_SDOOUT	01/03	SI-2
27	Power leakage	21、31	Change HDCP ROM to +3VS power plane	01/03	SI-2
28	Prevent WLAN leakage	26	Add Diode prevent WLAN leakage	01/03	SI-2

Security Classification	Compal Secret Data			Title		
Issued Date	2007/08/28	Deciphered Date	2006/07/26	Compal Electronics, Inc.		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
					Montevina Blade UMA LA4101P	0.3
				Date:	Saturday, January 05, 2008	Sheet 44 of 46

Item	Fixed Issue (Reason for change)	PAGE	Modify List	Date	Phase
29	New card PTH connector GND	26	New card PTH connector GND	01/03	SI-2
30	Change Cardreader LED control	27	Change Cardreader LED control	01/03	SI-2
31	Change SPDIF to SPDIF1	28	Change to SPDIF1	01/03	SI-2
32	Shut down pop noise	29	Change C293 to 1U	01/03	SI-2
33	Change BT power to +3VS	30	Change BT power to +3VS	01/03	SI-2
34	EMI Request	31	SPI_FSEL#、SPI_CLK_R、SPI_FWR# reserver RC	01/03	SI-2
35	Reserver 0 ohm co lay with common choke	35	Reserver 0 ohm co lay with common choke	01/03	SI-2
36	Sparate+5VS and +3VS power timing	36	Sparate+5VS and +3VS power timing	01/03	SI-2
37	Keyboard backlight reserve a 0805 size resistor	33	Keyboard backlight reserve a 0805 size resistor	01/03	SI-2
38	Change Lid switch connector type	33	Change Lid switch connector type	01/03	SI-2
39					
40					
41					
42					
43					
44					
45					
46					
47					
48					
49					
50					
51					
52					
53					
54					
55					
56					

Security Classification		Compal Secret Data		Title			
Issued Date	2007/08/28	Deciphered Date	2006/07/26	Compal Electronics, Inc.			
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				PIR 2			
				Size	Document Number	Rev	
					Montevina Blade UMA LA4101P	0.3	
Date: Saturday, January 05, 2008				Sheet	45 of 46		

Version Change List (P. I. R. List) for Power Circuit

Item	Page #	Title	Date	Request Owner	Issue Description	Solution Description	Rev.
1	37	DC Connector /CPU_OTP	11/06	Compal	Add PD4 & PC12	Add PD4 & PC12	
2	39	3.3VALWP/5VALWP	11/06	Compal	for Layout	Change PQ301 cancel PQ303	
3	38	Charger	11/06	Compal	EMI solution	Add pc128	
4	43	+CPU_CORE	11/06	Compal	EMI solution	Add PC240	
5	39	3.3VALWP/5VALWP	11/14	Compal	for Layout	Change PL303 and PC310	
6	38	Charger	12/31	Compal	EMI solution	Add PC129, PC130, PC131, PC132, PC133	
7	43	+CPU_CORE	12/31	Compal	EMI solution	Add PC242	
8	39	3.3VALWP/5VALWP	12/31	Compal	PWR request	Add PU302, control signal changed to ACOFF	
9							
10							
11							
12							
13							
14							

Security Classification		Compal Secret Data		Compal Electronics, Inc. Power Changed-List History-1		
Issued Date	2007/08/02	Deciphered Date	2008/08/02	Title		
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Size	Document Number	Rev
				Custom	Montevina Blade UMA LA4101P	0.3
				Date:	Saturday, January 05, 2008	Sheet 46 of 46