

# Compal Confidential

## PLA00 LA6951P Schematics Document

Intel Sandy Bridge Processor with DDRIII + Cougar Point

AIO M/B

2011-02-24

REV: 1 . A


Security Classification		Compal Secret Data		Compal Electronics, Inc.				
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title				
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Cover Page				
				Size	Document Number	Rev	1.A	
				Custom	PLA00 M/B LA-6951P Schematic	Date:	Thursday, February 24, 2011	Sheet

# Compal Confidential

Model Name : PLA00

File Name : LA6951P

\*1\* :2D Display  
\*2\* :3D Display



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Block Diagrams
Size	Document Number	Rev	PLA00 M/B LA-6951P Schematic	
Custom			Date: Thursday, February 24, 2011   Sheet 2 of 62	

## Voltage Rails

Power Plane	Description	S1	S3	S5
+12V1	Adapter power supply (12V)(For V_5V;V_3.3V;1.5V;12VS)	ON	ON	OFF
+12V2	Adapter power supply (12V)(For VGA_CORE;1.05VS;VRAM_1.5VS;CPU_CORE;VGFX_COREP)	ON	ON	OFF
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF
+VGFX_CORE	Graphics voltage for CPU	ON	OFF	OFF
+0.75VS	0.75V switched power rail for DDR terminator	ON	OFF	OFF
+1.05VS	1.05V switched power rail for CPU	ON	OFF	OFF
+1.05VS_PCH	1.05V switched power rail for PCH	ON	OFF	OFF
+1.5V	1.5V power rail for DDRIII	ON	ON	OFF
+1.5VS	1.5V switched power rail	ON	OFF	OFF
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+3VALW	3.3V always on power rail once PS_ON# low	ON	ON	OFF
+3VSB	3.3V power rail before PS_ON# low	ON	ON	ON
+3.3V_LAN	3.3V power rail for LAN	ON	ON	ON
+3VS	3.3V switched power rail	ON	OFF	OFF
+V_3.3V	3.3V power rail once Adapter plug-in	ON	ON	OFF
+V_5V	5V power rail once Adapter plug-in	ON	ON	OFF
+5VSB	5V power rail before PS_ON# low	ON	ON	ON
+5VALW	5V always on power rail once PS_ON# low	ON	ON	ON
+5VS	5V switched power rail	ON	OFF	OFF
+RTCVCC	RTC power	ON	ON	ON
+3VS_DGPU	3.3V power rail for GPU	ON	OFF	OFF
+VGA_CORE	Graphics power rail for GPU	ON	OFF	OFF
+1.05VS_DGPU	1.05VS switched power rail for GPU	ON	OFF	OFF
+VRAM_1.5VS	1.5VS power rail for VRAM	ON	OFF	OFF

STATE	SIGNAL	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+VSB	+VS
Full ON		HIGH	HIGH	HIGH	ON	ON	ON
S1 (Power On Suspend)		HIGH	HIGH	HIGH	ON	ON	ON
S3 (Suspend to RAM)		LOW	HIGH	HIGH	ON	ON	OFF
S4 (Suspend to Disk)		LOW	LOW	HIGH	ON	ON	OFF
S5 (Soft OFF)		LOW	LOW	LOW	OFF	ON	OFF

## BOARD ID Table

Board ID	Ra/Rb	Vad-bid
AV SKU	R442 100K	3.3V
NON AV SKU	R445 0 ohm	0 V

## SKU ID(Project) Table

Project_ID2 (GPIO38)	Project_ID1 (GPIO37)	Project_ID0 (GPIO36)	SKU
0	0	0	UMA@
0	0	1	DIS@ (VRAM:Hynix)
0	1	0	DIS@ (VRAM:Samsung)
0	1	1	X
1	0	0	X
1	0	1	X
1	1	0	X
1	1	1	X

## EC SM Bus address

Device	Address
VGA Thermal Sensor(Internal)	0*9E H
VGA Thermal Sensor(External)	0*9A H

## PCH SM Bus address

Device	Address
DDR(JDIMM1)	1010 0000 b
DDR(JDIMM2)	1010 0010 b
DDR(JDIMM4)	1010 0100 b
DDR(JDIMM3)	1010 0110 b



## USB Port Table

USB 2.0	USB 1.1	Port	6 External USB Port
EHCI1	UHCI0	0	USB Conn.
		1	USB Conn
	UHCI1	2	USB Conn
		3	USB Conn
		4	Touch Screen
	UHCI2	5	Web Camera
		6	USB 2.0
EHCI2	UHCI3	7	3D IR
		8	
	UHCI4	9	USB 2.0
		10	Blue Tooth
	UHCI5	11	Mini Car(WLAN)
		12	Mini Car(TV Tuner)
		13	


## BTO Option Table

BTO Item	BOM Structure
VGA	VGA@
UMA Only	UMA@
DIS Only	DIS@
2D	2D@
3D	3D@
VGA_2D	VGA_2D@
CRT	CRT@
PCML606	1606@
Samsung VRAM (1G)	x76_SAM@
Hynix VRAM (1G)	x76_HYN@
Samsung VRAM (2G)	x76_SAM2G@
Hynix VRAM (2G)	x76_HYN2G@
AV-IN SKU	AV@
No AV-IN SKU	NON_AV@

Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title		
				Notes List		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						
Size B	Document Number	PLA00 M/B LA-6951P Schematic			Rev	1.A
Date:	Thursday, February 24, 2011	Sheet	3	of	82	




Note: Use 0.1uF now; If need to support to Gen3, need change C1-C32 to 0.22uF.





7/20 PE\_RX[0-3]/PE\_RX#[0-3] only use on Workstation.

7/20 PE\_TX[0-3]/PE\_TX#[0-3] only use on Workstation.

PEG\_ICOMPI and RCOMPO signals should be shorted and routed with - max length = 500 mils - ; Width/Space= (4 mils/15mils)  
 PEG\_ICOMPO signals should be routed with - max length = 500 mils - Width/Space (12 mils/15mils)



8/23 Add




Security Classification	Compal Secret Data		Title	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size B	Document Number	Date		Rev 1.A
	PLA00 M/B LA-6951P Schematic	Thursday, February 24, 2011	1 Sheet	4 of 62

Compal Electronics, Inc.

PROCESSOR (1/6) DMI,FDI,PEG

PLA00 M/B LA-6951P Schematic

Thursday, February 24, 2011 1 Sheet 4 of 62



9/29 Del R557/R558/R561/R564-R574

1K 0402 5% 2	1	R559	CFG2
1K 0402 5% 2	2	R560	CFG3
1K 0402 5% 2	2	R562	CFG5
1K 0402 5% 2	2	R563	CFG6

PEG Static x16 Lane Numbering Reversal.



CFG2	1: Normal Operation
	* 0: Lane numbers Reversed

PEG Static x4 Lane Numbering Reversal.

CFG3	* 1: Normal Operation
	0: Lane numbers Reversed

PCIe Port Bifurcation Straps

CFG[6:5]	*11: 1x16 PCI Express (Default)
	10: 2x8 PCI Express
	01: Reserved
	00: 1 x 8, 2 x 4 : PCI Express








Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title
				PROCESSOR (2/6) CLK,JTAG
				Size B Document Number
				PLA00 M/B LA-6951P Schematic
				Date: Thursday, February 24, 2011
				Sheet 5 of 62

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

<10> DDR\_A\_D[0..63]  
 <10> DDR\_A\_DQS#[0..7]  
 <10> DDR\_A\_DQS[0..7]  
 <10> DDR\_A\_MA[0..15]

<11> DDR\_B\_D[0..63]  
 <11> DDR\_B\_DQS#[0..7]  
 <11> DDR\_B\_DQS[0..7]  
 <11> DDR\_B\_MA[0..15]







LOTES\_ACAZIF096P01\_SANDYBRIDGE

LOTES\_ACAZIF096P01\_SANDYBRIDGE



1 OF 11  
CONN@

CONN@


Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PROCESSOR (3/6) DDRIII
Size B	Document Number	Date:	Thursday, February 24, 2011	Rev 1.A
	PLA00 M/B LA-6951P Schematic	Sheet	6	of 62



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PROCESSOR (4/6) PWR, Bypass	
Size	Document Number	PLA00 M/B LA-6951P Schematic		Rev	1.A
Date:	Thursday, February 24, 2011	Sheet	7	of	62



11/4 Change PN of C91 from SF000001P00 to SF000001K00



JCPU1RT\_H2


8.5A

M13	VCCIO
A11	VCCIO
A7	VCCIO
AA8	VCCIO
AB8	VCCIO
AF8	VCCIO
AG33	VCCIO
AJ16	VCCIO
AJ17	VCCIO
AJ26	VCCIO
AJ28	VCCIO
AJ32	VCCIO
AK15	VCCIO
AK17	VCCIO
AK19	VCCIO
AK21	VCCIO
AK23	VCCIO
AK27	VCCIO
AK29	VCCIO
AK30	VCCIO
R9	VCCIO
D10	VCCIO
D6	VCCIO
E3	VCCIO
E4	VCCIO
G3	VCCIO
G4	VCCIO
J3	VCCIO
J4	VCCIO
J7	VCCIO
J8	VCCIO
L3	VCCIO
L4	VCCIO
L7	VCCIO
N3	VCCIO
N4	VCCIO
N7	VCCIO
R3	VCCIO
R4	VCCIO
R7	VCCIO
U3	VCCIO
U4	VCCIO
U7	VCCIO
V8	VCCIO
W3	VCCIO
H10	VCCSA
H11	VCCSA
H12	VCCSA
J10	VCCSA
K10	VCCSA
K11	VCCSA
L11	VCCSA
L12	VCCSA
M10	VCCSA
M11	VCCSA
M12	VCCSA
AK11	VCCPLL
AK12	VCCPLL

IO/SA/PLL POWER




8 OF 11

LOTES\_ACAZIF096P01\_SANDYBRIDGE CONN@




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PROCESSOR (5/6) PWR
Size	Document Number	Date:	Thursday, February 24, 2011	Rev 1.A
Custom	PLA00 M/B LA-6951P Schematic	Sheet	8 of 62	





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PROCESSOR (6/6) VSS	
Size	Document Number	Date:		Rev	
Custom	PLA00 M/B LA-6951P Schematic	Thursday, February 24, 2011		1.A	
Date:				Sheet	9 of 62



Layout Note: Place C94 on Bottom Layer at DIMM close to CPU

Layout Note: Place near JDIMMA

Layout Note: Place near JDIMMA

Layout Note: Place near JDIMM1.203/204

Layout Note: Place near JDIMM1.203/204

STANDARD: 9.2mm


STANDARD: 5.2mm



DDR_A_DM0	R22	1	2	0	0402	5%
DDR_A_DM1	R23	1	2	0	0402	5%
DDR_A_DM2	R24	1	2	0	0402	5%
DDR_A_DM3	R25	1	2	0	0402	5%
DDR_A_DM4	R26	1	2	0	0402	5%
DDR_A_DM5	R27	1	2	0	0402	5%
DDR_A_DM6	R28	1	2	0	0402	5%
DDR_A_DM7	R29	1	2	0	0402	5%

Security Classification	Compal Secret Data		
Issued Date	2010/07/20	Deciphered Date	2011/07/20



THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

<b>Compal Electronics, Inc.</b>	
<b>DDR III CHANNEL A</b>	
Size	Document Number
Custom	PLA00 M/B LA-6951P Schematic
Date:	Thursday, February 24, 2011
Sheet	10 of 62













10/27 Add



Layout Note: SATA\_COMP WITH LENGTH NO MORE THAN 500 MILS TO RESISTOR.




7/30 R510--- CRB:1K ohm;EDS:10K ohm  
7/30 R512--- CRB:10K ohm PD to GND;EDS:10K ohm PU to +3VS




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (1/9) SATA,FAN Size Custom Document Number <b>PLA00 M/B LA-6951P Schematic</b> Date: Thursday, February 24, 2011 Sheet 12 of 62

### HDA for AUDIO



**HDA\_SDO**  
ME debug mode, this signal has a weak internal pull down  
★Low = Disable (default)  
High = Enable (flash descriptor security override)
















**HDA\_SYNC**  
This signal has a weak internal pull down  
H=>On Die PLL is supplied by 1.5V  
L=>On Die PLL is supplied by 1.8V  
★Need to pull high for Huron River platform









PCH\_RSMRST# R303 1 2 0\_0402\_5% PCH\_DPWROK

★ Stuff R303 if do not support DeepSX state



EC\_PWROK R344 2 0\_0402\_5% PCH\_PWROK\_R



★ Stuff R391 if EC don't want to involve in the handshake mechanism for the DeepSX state entry and exit




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title	PCH (2/9) LPC, HDA, SMBUS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Size	Document Number	Rev
			Custom	PLA00 M/B LA-6951P Schematic	1.A
Date:	Thursday, February 24, 2011	Sheet	13	of	62



OC[0..3] use for EHCI 1  
OC[4..7] use for EHCI 2

Layout Note: USB\_BIAS WITH LENGTH NO MORE THAN 500 MILS TO RESISTOR.

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (3/9) DMI, USB, PCIE	
Size A	Document Number	Rev		1.A	
	PLA00 M/B LA-6951P Schematic				
Date:	Thursday, February 24, 2011	Sheet	14	of	62



**PLACE RGB RESISTORS CLOSE TO PCH:<250 MILS TO MCH BALL**

PCH\_CRT\_B 2 @ 1 R116  
 150\_0402\_1%  
 PCH\_CRT\_G 2 @ 1 R117  
 150\_0402\_1%  
 PCH\_CRT\_R 2 @ 1 R118  
 150\_0402\_1%

**PLACE DACREFSET RES(R121) CLOSE TO PCH:<500 MILS TO MCH BALL**

R121  
 1K\_0402\_0.5%

**For HDMI OUT**

R482 2.2K\_0402\_5%  
 R483 2.2K\_0402\_5%  
 R394 2.2K\_0402\_5%  
 R395 2.2K\_0402\_5%




**DMI & FDI Termination Voltage**

NV_CLE	Set to VCC when HIGH
	Set to VSS when LOW



R636 2.2K\_0402\_5%  
 R637 4.7K\_0402\_5%  
 C782 0.1U\_0402\_16V4Z

Note: Place R637 close to U1.R47 and <=100 mils

Security Classification		Compal Secret Data		Title	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	PCH (4/9) CRT, DPI, VRAM	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date:	Thursday, February 24, 2011	Sheet	15 of 62
Custom	PLA00 M/B LA-6951P Schematic	Rev	1.A		



Boot BIOS Strap		
PCH_GNT1#	PCH_GPIO19	Boot BIOS Location
0	0	LPC
0	1	Reserved
1	0	PCI
1	1	SPI *








For PCIe WLAN

For CardReader

For PCIe LAN


For TV Tuner

For USB 3.0





8 OF 10  
BD82H67-SLJ49-B3\_FCBGA942

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (6/9) CLOCK	
Size	Document Number	Rev		1.A	
Custom	PLA00 M/B LA-6951P Schematic	Date:	Thursday, February 24, 2011	Sheet	17 of 62



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (7/9) PWR	
Size	Document Number	Date:	Thursday, February 24, 2011	Sheet	18 of 62
Custom	PLA00 M/B LA-6951P Schematic	Rev	1.A		



**Layout Note:**  
Close to AT1, AB1, AC2 < 100 mil

11/4 Change PN of C170/C172 from SF000002Y00 to SF000001G00

<1mA

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (8/9) PWR	
Size	Document Number	Date		Rev	
Custom	PLA00 M/B LA-6951P Schematic	Thursday, February 24, 2011		1. A	
Date				Sheet	
				19 of 62	

U1J	VSS	A26
BC15	VSS 125	A26
BC20	VSS 126	A29
BC27	VSS 127	A42
BC31	VSS 128	A49
BC36	VSS 129	A9
BC38L	VSS 130	AA20
BC47	VSS 131	AA22
BC9	VSS 132	AA24
BD25	VSS 133	AA26
BD33L	VSS 134	AA28
BF12	VSS 135	AA30
BF20	VSS 136	AA38
BF25	VSS 137	AB11
BF33L	VSS 138	AB15
BF41	VSS 139	AB40
BF43	VSS 140	AB41
BF46	VSS 141	AB43
BF52	VSS 142	AB51
BF6	VSS 143	AB52
BG22	VSS 144	AB57
BG25	VSS 145	AB66
BG27	VSS 146	AC22
BG31	VSS 147	AC24
BG33L	VSS 148	AC36
BG36	VSS 149	AC38
BG38L	VSS 150	AC4
BH52	VSS 151	AC54
BH6	VSS 152	AE14
BJ1	VSS 153	AE18
BJ15	VSS 154	AE22
BK20	VSS 155	AE28
BK41	VSS 156	AE38
BK52	VSS 157	AE4
BK6	VSS 158	AE47
BM10	VSS 159	AE9
BM12	VSS 160	AF52
BM16	VSS 161	AF6
BM22	VSS 162	AG14
BM23L	VSS 163	AG14
BM26	VSS 164	AG20
BM28	VSS 165	AG22
BM32	VSS 166	AG22
BM40	VSS 167	AG36
BM42	VSS 168	AG36
BM48	VSS 169	AG43
BM5	VSS 170	AG44
BM31	VSS 171	AG46
BM47	VSS 172	AG5
BN6	VSS 173	AG50
BP3	VSS 174	AG53
BP33	VSS 175	AG52
BP35L	VSS 176	AH6
BR22	VSS 177	AJ22
BR52	VSS 178	AJ30
BU19	VSS 179	AJ57
BU26	VSS 180	AK52
BU29	VSS 181	AK6
BU36	VSS 182	AL11
BU39	VSS 183	AL18
C19	VSS 184	AL20
C32	VSS 185	AL22
C39	VSS 186	AL26
C4	VSS 187	AL30
D23	VSS 188	AL41
D3	VSS 189	AL46
D35	VSS 190	AL47
D42	VSS 192	AM52
D45L	VSS 193	AM3
E19	VSS 194	AM57
E39	VSS 195	AN11
E54	VSS 196	AN12
E6	VSS 197	AN15
E9	VSS 198	AN17
F10	VSS 199	AN18
F12	VSS 200	AN20
F16	VSS 201	AN30
F22	VSS 202	AN36
F26	VSS 203	AN4
F32	VSS 204	AN43
F33L	VSS 205	AN47
F35	VSS 206	AN54
F36	VSS 207	AN9
F40	VSS 208	AR20
F42	VSS 209	AR22
F46L	VSS 210	AR52
F48	VSS 211	AR6
F50	VSS 212	AT15
F8	VSS 213	AT18
AV18	VSS 104	AT14
AV22	VSS 105	AT47
AV34	VSS 106	AT52
AV38	VSS 107	AT6
AV47	VSS 108	AT9
AV6	VSS 109	AU24
AW57	VSS 110	AU26
AY38	VSS 111	AU28
AY6L	VSS 112	AU5
B23	VSS 113	AV12
BA11	VSS 114	BA49
BA12	VSS 115	BB1
BA31	VSS 116	BB2
BA41	VSS 117	BB52
BA44	VSS 118	BB6
G54	VSS 214	BC14
H15	VSS 215	M33
H20L	VSS 216	M36
H22	VSS 217	M46
H25	VSS 218	M52
H27	VSS 219	M57
H33L	VSS 220	MR
H6	VSS 221	M8
J1	VSS 222	M9
J32	VSS 223	N4
J46	VSS 224	NG4
J48	VSS 225	R11
J5	VSS 226	R15
J53	VSS 227	R17
K52	VSS 228	R22
K6	VSS 229	R4
K9	VSS 230	R41
		R43
		R46
		R49

10 OF 10

U1L




L12	VSS 231	TP3	L33
L17	VSS 232	TP13	AE49
L38	VSS 233	TP17	BA36
L41	VSS 234	TP18	AY36
L43	VSS 235	TP19	Y14
M20	VSS 236	TP20	Y12
M22	VSS 237	TP20	B22
M25	VSS 238	TP1	M38
M27	VSS 239	VSS 296	P25
M31	VSS 240	VSS 295	R25
T52	VSS 240	VSS 294	P36
T6	VSS 280	VSS 293	R36
U11	VSS 262	TP2	L31
U15	VSS 262	TP5	L36
U17	VSS 263	VSS 292	AL44
U20	VSS 264	VSS 285	AL43
U22	VSS 266	VSS 291	
U25	VSS 267		AE41
U27	VSS 268	TP14	AE43
U33	VSS 268	TP15	
U36	VSS 270	TP11	RA27
U38	VSS 271		
U41	VSS 272		
U47	VSS 272		
U53	VSS 274		
V20	VSS 275		
V38	VSS 276		
V6	VSS 277		
W1	VSS 278		
W55	VSS 279	TP10	BM46
Y17	VSS 280		
Y11	VSS 281		
Y15	VSS 281		
Y38	VSS 282	AG12	
Y40	VSS 283	AG18	
Y43	VSS 284	AG17	
Y46	VSS 285		
Y49	VSS 286		
Y47	VSS 287		
Y49	VSS 288		
Y52	VSS 288		
Y6	VSS 289		
	VSS 290		
A4	VSS_NCTF_1		
A6	VSS_NCTF_2		
P2	VSS_NCTF_3		
BM1	VSS_NCTF_4		
BM57	VSS_NCTF_5		
BP1	VSS_NCTF_6		
BT2	VSS_NCTF_7		
BU4	VSS_NCTF_8		
BU52	VSS_NCTF_9		
BU54	VSS_NCTF_10		
BU6	VSS_NCTF_11		
D1	VSS_NCTF_12		
F1	VSS_NCTF_13		
	VSS_NCTF_14		
AY22	VSS_4		
C12	VSS_3		
AE56	VSS_1		
BR36	VSS_2		
AU2	VSSADAC		
A54	TS_VSS1		
A52	TS_VSS2		
F57	TS_VSS3		
D57	TS_VSS4		

L\_BKLTCTL  
L\_BKLTEN  
L\_VDD\_EN

NOTE: PCH adds support for panel power sequencing required for embedded DisplayPort support. L\_VDDEN, L\_BKLTEN and L\_BKLTCTL pins are added on the PCH for panel power sequencing. It is important to note that a 6 layer board design may be required to access these pins on the PCH package in a fully featured platform design.

BD82H67-SLJ49-B3\_FCBGA942

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title	PCH(9/9)VSS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev			
Custom	PLA00 M/B LA-6951P Schematic	1.A			
Date:	Thursday, February 24, 2011	Sheet	20	of	62



To HDMI-out

To 2D/3D Vision

To 3D Vision

HDMI-OUT


Scalar

TEST





SERIAL

GENERAL

Security Classification	Compal Secret Data		Title	<b>Compal Electronics, Inc.</b>	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	VGA(1/12)-LVDS/HDMI/DP/THM	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				PLA00 M/B LA-6953P Schematic	Rev 1.A
				Date: Thursday, February 24, 2011	Sheet 21 of 62



PEG GTX C HRX P0	C179	2	VGA@ 1U 0402 16V7K	PEG GTX HRX P0	AL17
PEG GTX C HRX N0	C180	2	VGA@ 1U 0402 16V7K	PEG GTX HRX N0	AM17
PEG GTX C HRX P1	C181	2	VGA@ 1U 0402 16V7K	PEG GTX HRX P1	AN17
PEG GTX C HRX N1	C182	2	VGA@ 1U 0402 16V7K	PEG GTX HRX N1	AM19
PEG GTX C HRX P2	C183	2	VGA@ 1U 0402 16V7K	PEG GTX HRX P2	AL19
PEG GTX C HRX N2	C184	2	VGA@ 1U 0402 16V7K	PEG GTX HRX N2	AK19
PEG GTX C HRX P3	C185	2	VGA@ 1U 0402 16V7K	PEG GTX HRX P3	AL21
PEG GTX C HRX N3	C186	2	VGA@ 1U 0402 16V7K	PEG GTX HRX N3	AM20
PEG GTX C HRX P4	C187	2	VGA@ 1U 0402 16V7K	PEG GTX HRX P4	AM21
PEG GTX C HRX N4	C188	2	VGA@ 1U 0402 16V7K	PEG GTX HRX N4	AM22
PEG GTX C HRX P5	C189	2	VGA@ 1U 0402 16V7K	PEG GTX HRX P5	AM23
PEG GTX C HRX N5	C190	2	VGA@ 1U 0402 16V7K	PEG GTX HRX N5	AK22
PEG GTX C HRX P6	C191	2	VGA@ 1U 0402 16V7K	PEG GTX HRX P6	AL23
PEG GTX C HRX N6	C192	2	VGA@ 1U 0402 16V7K	PEG GTX HRX N6	AM23
PEG GTX C HRX P7	C193	2	VGA@ 1U 0402 16V7K	PEG GTX HRX P7	AM24
PEG GTX C HRX N7	C194	2	VGA@ 1U 0402 16V7K	PEG GTX HRX N7	AM24
PEG GTX C HRX P8	C195	2	VGA@ 1U 0402 16V7K	PEG GTX HRX P8	AL25
PEG GTX C HRX N8	C196	2	VGA@ 1U 0402 16V7K	PEG GTX HRX N8	AK25
PEG GTX C HRX P9	C197	2	VGA@ 1U 0402 16V7K	PEG GTX HRX P9	AL26
PEG GTX C HRX N9	C198	2	VGA@ 1U 0402 16V7K	PEG GTX HRX N9	AM26
PEG GTX C HRX P10	C199	2	VGA@ 1U 0402 16V7K	PEG GTX HRX P10	AM27
PEG GTX C HRX N10	C200	2	VGA@ 1U 0402 16V7K	PEG GTX HRX N10	AM28
PEG GTX C HRX P11	C201	2	VGA@ 1U 0402 16V7K	PEG GTX HRX P11	AL28
PEG GTX C HRX N11	C202	2	VGA@ 1U 0402 16V7K	PEG GTX HRX N11	AM29
PEG GTX C HRX P12	C203	2	VGA@ 1U 0402 16V7K	PEG GTX HRX P12	AK29
PEG GTX C HRX N12	C204	2	VGA@ 1U 0402 16V7K	PEG GTX HRX N12	AL29
PEG GTX C HRX P13	C205	2	VGA@ 1U 0402 16V7K	PEG GTX HRX P13	AM29
PEG GTX C HRX N13	C206	2	VGA@ 1U 0402 16V7K	PEG GTX HRX N13	AM30
PEG GTX C HRX P14	C207	2	VGA@ 1U 0402 16V7K	PEG GTX HRX P14	AM31
PEG GTX C HRX N14	C208	2	VGA@ 1U 0402 16V7K	PEG GTX HRX N14	AM32
PEG GTX C HRX P15	C209	2	VGA@ 1U 0402 16V7K	PEG GTX HRX P15	AN32
PEG GTX C HRX N15	C210	2	VGA@ 1U 0402 16V7K	PEG GTX HRX N15	AP32



PEG HTX C GRX P0	AP17	PEG RX0	PEX_RX0
PEG HTX C GRX N0	AN17	PEG RX0_N	PEX_RX0_N
PEG HTX C GRX P1	AP19	PEG RX1	PEX_RX1
PEG HTX C GRX N1	AN19	PEG RX1_N	PEX_RX1_N
PEG HTX C GRX P2	AP19	PEG RX2	PEX_RX2
PEG HTX C GRX N2	AN20	PEG RX2_N	PEX_RX2_N
PEG HTX C GRX P3	AP20	PEG RX3	PEX_RX3
PEG HTX C GRX N3	AN20	PEG RX3_N	PEX_RX3_N
PEG HTX C GRX P4	AP22	PEG RX4	PEX_RX4
PEG HTX C GRX N4	AN22	PEG RX4_N	PEX_RX4_N
PEG HTX C GRX P5	AP22	PEG RX5	PEX_RX5
PEG HTX C GRX N5	AN22	PEG RX5_N	PEX_RX5_N
PEG HTX C GRX P6	AP23	PEG RX6	PEX_RX6
PEG HTX C GRX N6	AN23	PEG RX6_N	PEX_RX6_N
PEG HTX C GRX P7	AP23	PEG RX7	PEX_RX7
PEG HTX C GRX N7	AN25	PEG RX7_N	PEX_RX7_N
PEG HTX C GRX P8	AP25	PEG RX8	PEX_RX8
PEG HTX C GRX N8	AR26	PEG RX8_N	PEX_RX8_N
PEG HTX C GRX P9	AP26	PEG RX9	PEX_RX9
PEG HTX C GRX N9	AN26	PEG RX9_N	PEX_RX9_N
PEG HTX C GRX P10	AN28	PEG RX10	PEX_RX10
PEG HTX C GRX N10	AP28	PEG RX10_N	PEX_RX10_N
PEG HTX C GRX P11	AR28	PEG RX11	PEX_RX11
PEG HTX C GRX N11	AR29	PEG RX11_N	PEX_RX11_N
PEG HTX C GRX P12	AR29	PEG RX12	PEX_RX12
PEG HTX C GRX N12	AN29	PEG RX12_N	PEX_RX12_N
PEG HTX C GRX P13	AN31	PEG RX13	PEX_RX13
PEG HTX C GRX N13	AP31	PEG RX13_N	PEX_RX13_N
PEG HTX C GRX P14	AR31	PEG RX14	PEX_RX14
PEG HTX C GRX N14	AR32	PEG RX14_N	PEX_RX14_N
PEG HTX C GRX P15	AR34	PEG RX15	PEX_RX15
PEG HTX C GRX N15	AP34	PEG RX15_N	PEX_RX15_N

Part 1 of 7

GPIO

PCI EXPRESS


DVO

CLK




I2C

DACS
















GPIO0	K1	VGA_HDMI_DET	VGA_HDMI_DET <38>
GPIO1	K2	VGA_BL_PWM	VGA_BL_PWM <36>
GPIO2	K3	VGA_ENVDD	VGA_ENVDD <36>
GPIO3	H2	VGA_ENBKL	VGA_ENBKL <35>
GPIO4	H1	GPU_VID0	GPU_VID0 <59>
GPIO5	H4	GPU_VID1	GPU_VID1 <59>
GPIO6	H5		
GPIO7	H6	GPIO8	
GPIO8	J7	THERM#_VGA	THERM#_VGA <21>
GPIO9	K4	MEM_VREF	MEM_VREF <28.29.30.31>
GPIO10	K5		
GPIO11	H7	GPIO12	
GPIO12	K6		
GPIO13	J4	VGA_IPFE_DET_R	
GPIO14	J6		
GPIO15	L1		
GPIO16	L2		
GPIO17	L4		
GPIO18	L4		
GPIO19	L5		
GPIO20	K8		
GPIO21	K8		
GPIO22	L6		
GPIO23	M6		
GPIO24	M7		
MIOA_D0_NC	N1		
MIOA_D1_NC	P4		
MIOA_D2_NC	P2		
MIOA_D3_NC	P3		
MIOA_D4_NC	T2		
MIOA_D5_NC	T2		
MIOA_D6_NC	T1		
MIOA_D7_NC	T1		
MIOA_D8_NC	U4		
MIOA_D9_NC	U11		
MIOA_D10_NC	U3		
MIOA_D11_NC	R6		
MIOA_D12_NC	T6		
MIOA_D13_NC	T6		
MIOA_D14_NC	N6		
MIOB_D0_NC	Y1		
MIOB_D1_NC	Y2		
MIOB_D2_NC	Y3		
MIOB_D3_NC	Y4		
MIOB_D4_NC	AB1		
MIOB_D5_NC	AB2		
MIOB_D6_NC	AC4		
MIOB_D7_NC	AC2		
MIOB_D8_NC	AC3		
MIOB_D9_NC	AC3		
MIOB_D10_NC	AE3		
MIOB_D11_NC	AE3		
MIOB_D12_NC	U6		
MIOB_D13_NC	W6		
MIOB_D14_NC	Y6		
MIOA_CLKIN_NC	N3		
MIOA_VSYNC_NC	L3		
MIOB_CLKIN_NC	W1		
MIOB_VSYNC_NC	W2		
MIOA_DE_NC	N2		
MIOA_CTL3_NC	P5		
MIOA_VREF_NC	N5		
MIOB_DE_NC	Y5		
MIOB_CTL3_NC	W3		
MIOB_VREF_NC	AF1		
MIOA_CLKIN_NC	N4	R173	1
MIOA_CLKOUT_NC	R4		
MIOB_CLKIN_NC	AE1	R175	1
MIOB_CLKOUT_NC	V4		
MIOA_CLKOUT_NC_N	T4		
MIOB_CLKOUT_NC_N	OW4		
MIOACAL_PD_VDDO_NC	U5		
MIOCAL_PU_GND_NC	T5		
MIOBCAL_PD_VDDO_NC	AA7		
MIOBCAL_PU_GND_NC	AA6		
DACA_RED	AM15		
DACA_GREEN	AM14		
DACA_BLUE	AL14		
DACA_HSNC	AM13		
DACA_VSYNC	AL13		
DACA_VDD	AJ12	+DACA_VDD	1
DACA_VREF	AK12		
DACA_RSET	AK13		
DACB_RED	AK4		
DACB_GREEN	AL4		
DACB_BLUE	AJ4		
DACB_HSNC	AM1		
DACB_VSYNC	AM2		
DACB_VDD	AG7	+DACB_VDD	2
DACB_VREF	AK6		
DACB_RSET	AH7		



Security Classification	2010/07/20	Compal Secret Data	2011/07/20
Issued Date	2010/07/20	Deciphered Date	2011/07/20
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. IT IS TO BE KEPT STRICTLY PRIVATE AND NOT TO BE DISCLOSED TO ANY OTHER DEPARTMENT OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			
<b>Compal Electronics, Inc.</b>			
<b>VGA(2/12)-PCIE/DAC/GPIO</b>			
Title	Document Number		
Size	Rev 1.A		
Date	Thursday, February 24, 2011	Sheet	22 of 62




Security Classification		Compal Secret Data		Title	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	VGA(3/12)-VGA CORE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				PLA00 M/B LA-6953P Schematic	
				Date:	Thursday, February 24, 2011
				Sheet	23 of 62
				Rev	1.A



Security Classification	Compal Secret Data		Title	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	VGA(4/12)-POWER
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Size	Document Number	Date		Rev
	PLA00 M/B LA-6953P Schematic	Thursday, February 24, 2011		1.A
		Sheet	24	of 62







Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b> Title <b>VGA(5/12)-GND</b>	
Issued Date	2010/07/20	Deciphered Date	2011/07/20		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number <b>PLA00 M/B LA-6953P Schematic</b>
				Date:	Thursday, February 24, 2011 Sheet 25 of 62

<28,29> MDA[0..63] ← MDA[0..63]

MDA Pin	FBA Pin	FBA Pin
MDA0	L32	FBA D0
MDA1	N33	FBA D1
MDA2	L33	FBA D2
MDA3	N34	FBA D3
MDA4	N35	FBA D4
MDA5	P35	FBA D5
MDA6	P33	FBA D6
MDA7	P34	FBA D7
MDA8	K35	FBA D8
MDA9	K33	FBA D9
MDA10	K34	FBA D10
MDA11	H33	FBA D11
MDA12	G34	FBA D12
MDA13	G33	FBA D13
MDA14	E34	FBA D14
MDA15	E33	FBA D15
MDA16	G31	FBA D16
MDA17	F30	FBA D17
MDA18	G30	FBA D18
MDA19	G32	FBA D19
MDA20	K30	FBA D20
MDA21	K32	FBA D21
MDA22	H30	FBA D22
MDA23	K31	FBA D23
MDA24	L31	FBA D24
MDA25	L30	FBA D25
MDA26	M32	FBA D26
MDA27	N30	FBA D27
MDA28	M30	FBA D28
MDA29	P31	FBA D29
MDA30	R32	FBA D30
MDA31	R30	FBA D31
MDA32	AG30	FBA D32
MDA33	AG32	FBA D33
MDA34	AH31	FBA D34
MDA35	AE31	FBA D35
MDA36	AF30	FBA D36
MDA37	AE30	FBA D37
MDA38	AC32	FBA D38
MDA39	AD30	FBA D39
MDA40	AL31	FBA D40
MDA41	AL31	FBA D41
MDA42	AM33	FBA D42
MDA43	AL33	FBA D43
MDA44	AK30	FBA D44
MDA45	AK32	FBA D45
MDA46	AJ30	FBA D46
MDA47	AH30	FBA D47
MDA48	AH33	FBA D48
MDA49	AH35	FBA D49
MDA50	AH34	FBA D50
MDA51	AH32	FBA D51
MDA52	AJ33	FBA D52
MDA53	AL35	FBA D53
MDA54	AM34	FBA D54
MDA55	AM35	FBA D55
MDA56	AF33	FBA D56
MDA57	AE32	FBA D57
MDA58	AF34	FBA D58
MDA59	AE35	FBA D59
MDA60	AE34	FBA D60
MDA61	AE33	FBA D61
MDA62	AB32	FBA D62
MDA63	AC35	FBA D63

MEMORY INTERFACE





DQMA[7..0] <28,29>

DQSA[7..0] <28,29>





Mode G- Mapping

Address	DATA Bus
CMD3	A4_BA2
CMD8	ABI#
CMD2	A2_BA0
CMD7	A6_A11
CMD15	RESET#
CMD13	RAS#
CMD4	A5_BA1
CMD6	A7_A8
CMD12	A0_A10
CMD10	CKE#
CMD9	A12_RFU
CMD1	A3_BA3
CMD11	A1_A9
CMD0	CS#
CMD5	WE#
CMD14	CAS#
CMD30	RAS#
CMD20	A3_BA3
CMD16	WE#
CMD25	A12_RFU
CMD28	A7_A8
CMD22	A0_A10
CMD19	A2_BA0
CMD17	A5_BA1
CMD27	A6_A11
CMD29	CAS#
CMD18	A4_BA2
CMD15	RESET#
CMD26	CKE#
CMD23	A1_A9
CMD24	ABI#
CMD21	CS#



<30,31> MDB[0..63] ← MDB[0..63]



- MDB0 B13 FBC D0
- MDB1 D13 FBC D1
- MDB2 A13 FBC D2
- MDB3 A14 FBC D3
- MDB4 C16 FBC D4
- MDB5 B16 FBC D5
- MDB6 A17 FBC D6
- MDB7 C18 FBC D7
- MDB8 B11 FBC D8
- MDB9 C11 FBC D9
- MDB10 A11 FBC D10
- MDB11 C10 FBC D11
- MDB12 B8 FBC D12
- MDB13 C8 FBC D13
- MDB14 B8 FBC D14
- MDB15 A8 FBC D15
- MDB16 E8 FBC D16
- MDB17 F8 FBC D17
- MDB18 F10 FBC D18
- MDB19 F9 FBC D19
- MDB20 F12 FBC D20
- MDB21 D8 FBC D21
- MDB22 D11 FBC D22
- MDB23 E11 FBC D23
- MDB24 D12 FBC D24
- MDB25 E13 FBC D25
- MDB26 F13 FBC D26
- MDB27 F14 FBC D27
- MDB28 E15 FBC D28
- MDB29 E16 FBC D29
- MDB30 F16 FBC D30
- MDB31 F17 FBC D31
- MDB32 D29 FBC D32
- MDB33 F27 FBC D33
- MDB34 F28 FBC D34
- MDB35 E28 FBC D35
- MDB36 D26 FBC D36
- MDB37 F25 FBC D37
- MDB38 D24 FBC D38
- MDB39 E25 FBC D39
- MDB40 E32 FBC D40
- MDB41 F32 FBC D41
- MDB42 D33 FBC D42
- MDB43 E31 FBC D43
- MDB44 C33 FBC D44
- MDB45 F29 FBC D45
- MDB46 D30 FBC D46
- MDB47 E29 FBC D47
- MDB48 B29 FBC D48
- MDB49 C31 FBC D49
- MDB50 C29 FBC D50
- MDB51 B31 FBC D51
- MDB52 C32 FBC D52
- MDB53 B35 FBC D53
- MDB54 B34 FBC D54
- MDB55 A29 FBC D55
- MDB56 B28 FBC D56
- MDB57 A28 FBC D57
- MDB58 C28 FBC D58
- MDB59 C26 FBC D59
- MDB60 D25 FBC D60
- MDB61 B25 FBC D61
- MDB62 B25 FBC D62
- MDB63 A25 FBC D63





### Mode G- Mapping

		DATA Bus	
Address	0..31	32...63	
CMD3	A4_BA2		
CMD8	ABI#		
CMD2	A2_BA0		
CMD7	A6_A11		
CMD15	RESET#		
CMD13	RAS#		
CMD4	A5_BA1		
CMD6	A7_A8		
CMD12	A0_A10		
CMD10	CKE#		
CMD9	A12_RFU		
CMD1	A3_BA3		
CMD11	A1_A9		
CMD0	CS#		
CMD5	WE#		
CMD14	CAS#		
CMD30		RAS#	
CMD20		A3_BA3	
CMD16		WE#	
CMD25		A12_RFU	
CMD28		A7_A8	
CMD22		A0_A10	
CMD19		A2_BA0	
CMD17		A5_BA1	
CMD27		A6_A11	
CMD29		CAS#	
CMD18		A4_BA2	
CMD15		RESET#	
CMD26		CKE#	
CMD23		A1_A9	
CMD24		ABI#	
CMD21		CS#	




MF=0  
Byte 0 and 2



MF=1  
Byte 1 and 3





U11





10/23 Change symbol of C742 from SGA20331E10 to SF000002M00  
11/2 Change PN of C742 from SF000002M00 to SF000001G00

Security Classification		Compal Secret Data		Title	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	VRAM GDDR5 / Channel A	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custpm	Document Number PLA00 M/B LA-6951P Schematic
Date:	Thursday, February 24, 2011	Sheet	28	of	62



MF=0  
Byte 0 and 2






MF=1  
Byte 1 and 3



MF=0  
Byte 0 and 2



MF=1  
Byte 1 and 3






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title	VRAM DDR5 / Channel A
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Rev			
Custom	PLA00 M/B LA-6951P Schematic	A			
Date:	Thursday, February 24, 2011	Sheet	29	of	62

MF=0  
Byte 0 and 2

MF=1  
Byte 1 and 3

MDB[0..63] <27..31>  
DOMB[7..0] <27..31>  
DOSB[7..0] <27..31>



170-BALL  
SGRAM GDDR5  
H5GQ1H24AFR-T2L\_BGA170 X76\_HYN@





170-BALL  
SGRAM GDDR5  
H5GQ1H24AFR-T2L\_BGA170 X76\_HYN@

10/23 Change symbol of C743 from SGA20331E10 to SF000002M00  
11/2 Change PN of C743 from SF000002M00 to SF000001G00




Security Classification		Compal Secret Data		Title	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	VRAM_GDDR5 / Channel B	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	Date		Rev	
Custom	PLA00 M/B LA-6951P Schematic	Thursday, February 24, 2011		1.A	
		Sheet		30 of 62	

MF=0  
Byte 0 and 2

MF=1  
Byte 1 and 3



Security Classification		Compal Secret Data		Title	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	VRAM DDR5 / Channel B	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE REPRODUCED OR TRANSMITTED IN ANY FORM OR BY ANY MEANS, ELECTRONIC OR MECHANICAL, INCLUDING PHOTOCOPYING, RECORDING, OR BY ANY INFORMATION STORAGE AND RETRIEVAL SYSTEM, WITHOUT THE WRITTEN PERMISSION OF COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>					
Size	Document Number	PLA00 M/B LA-6951P Schematic		Rev	
Custom					
Date:	Thursday, February 24, 2011	Sheet	31	of 62	




Hynix H5GQ1H24AFR-T2L SA00003WL00	1G	0010	PD 15K
Samsung K4G10325FE-HC04 SA00003RS00	1G	0011	PD 20K

Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SO	+3VS	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE
ROM_SCLK	+3VS	PCI_DEVID[4]	SUB_VENDOR	SLOT_CLK_CFG	PEX_PLLEN_TERM
ROM_SI	+3VS	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP2	+3VS	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP1	+3VS	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP0	+3VS	USER[3]	USER[2]	USER[1]	USER[0]


Resistor Values	Pull-up to +3VS	Pull-down to Gnd
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111

<b>SUB_VENDOR</b>		<b>XCLK_417</b>	
0	No VBIOS ROM	0	277MHz (Default)
1	BIOS ROM is present (Default)	1	Reserved
<b>FB_0_BAR_SIZE</b>		<b>USER Straps</b>	
0	256MB (Default)	User[3:0]	
1	Reserved	1000-1100	Customer defined
<b>3GIO_PADCFG</b>		<b>PEX_PLL_EN_TERM</b>	
3GIO_PADCFG[3:0]		0	Disable (Default)
0110	Notebook Default	1	Enable
<b>SLOT_CLK_CFG</b>			
0	GPU and MCH don't share a common reference clock		
1	GPU and MCH share a common reference clock (Default)		
<b>SMBUS_ALT_ADDR</b>		<b>VGA_DEVICE</b>	
0	0x9E (Default)	0	3D Device
1	0x9C (Multi-GPU usage)	1	VGA Device (Default)






Security Classification		Compal Secret Data		Title	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Compal Electronics, Inc.	
				HDMI Switch	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Customer	PLA00 M/B LA-6951P Schematic
				Date:	Thursday, February 24, 2011
				Sheet	39 of 62




### 12/11 3D Scaler Pin define update



12/6 Change symbol of J4 from LTCX002TM00 to SP01001B00(60pin to 80pin)




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				3D Scaler	
Size	Document Number	PLA00 M/B LA-6951P Schematic		Rev	1.A
Date:	Thursday, February 24, 2011	Sheet	34	of	62





**RTD2667/LQFP128**

102	SPDIF0	102	I2S_MCLK <34.47>	I2S_MCLK <34.47>
101	SPDIF1	101	I2S_DATA0 <34.47>	I2S_DATA0 <34.47>
100	I2C_S_SDA	100	I2S_DATA1 <34.47>	I2S_DATA1 <34.47>
99	I2C_S_SCL	99	I2S_DATA2 <34.47>	I2S_DATA2 <34.47>
98	I2C_M0_SDA	98	POWER_KEY <45>	POWER_KEY <45>
97	I2C_M0_SCL	97	S_MUTE# <42>	S_MUTE# <42>
96	IRRX	96	BL_PWM <34.36>	BL_PWM <34.36>
95	RF_AGC	95	SCA_RESET	SCA_RESET
94	RESET	94	S_BKOFF <34.36,45>	S_BKOFF <34.36,45>
93	TC0N13	93	LSADC3 <34.45>	LSADC3 <34.45>
92	LSA003	92	LSADC2 <34.45>	LSADC2 <34.45>
91	LSADC2	91	LSADC1 <34.45>	LSADC1 <34.45>
90	C895_2D@1	90	LSADC0 <34.45>	LSADC0 <34.45>
89	C896_2D@1	89	LSADC0_REF	LSADC0_REF
88	C896_2D@1	88		
87	TEAN	87		
86	TEAP	86		
85	TEBN	85		
84	TEBP	84		
83	TECN	83		
82	TECP	82		
81	TECLN	81		
80	TECLKP	80		
79	TEEDN	79		
78	TEDEP	78		
77	TOAN	77		
76	TOAP	76		
75	TOBN	75		
74	TOBP	74		
73	TOCN	73		
72	TOCP	72		
71	TOCLN	71		
70	TOCLKP	70		
69	TODDN	69		
68	TODDP	68		
67	SPI_CS#	67		
66	SPI_SCK	66		
65	SPI_DI	65		
64	SPI_DO	64		
63	SPI_CS#	63		
62	SPI_SCK	62		
61	SPI_DI	61		
60	SPI_DO	60		
59	HDMI_SYNC_DET	59		
58	HDMI_SYNC_DET	58		
57	HDMI_SYNC_DET	57		
56	HDMI_SYNC_DET	56		
55	HDMI_SYNC_DET	55		
54	HDMI_SYNC_DET	54		
53	HDMI_SYNC_DET	53		
52	HDMI_SYNC_DET	52		
51	HDMI_SYNC_DET	51		
50	HDMI_SYNC_DET	50		
49	HDMI_SYNC_DET	49		
48	HDMI_SYNC_DET	48		
47	HDMI_SYNC_DET	47		
46	HDMI_SYNC_DET	46		
45	HDMI_SYNC_DET	45		
44	HDMI_SYNC_DET	44		
43	HDMI_SYNC_DET	43		
42	HDMI_SYNC_DET	42		
41	HDMI_SYNC_DET	41		
40	HDMI_SYNC_DET	40		
39	HDMI_SYNC_DET	39		
38	HDMI_SYNC_DET	38		
37	HDMI_SYNC_DET	37		
36	HDMI_SYNC_DET	36		
35	HDMI_SYNC_DET	35		
34	HDMI_SYNC_DET	34		
33	HDMI_SYNC_DET	33		
32	HDMI_SYNC_DET	32		
31	HDMI_SYNC_DET	31		
30	HDMI_SYNC_DET	30		
29	HDMI_SYNC_DET	29		
28	HDMI_SYNC_DET	28		
27	HDMI_SYNC_DET	27		
26	HDMI_SYNC_DET	26		
25	HDMI_SYNC_DET	25		
24	HDMI_SYNC_DET	24		
23	HDMI_SYNC_DET	23		
22	HDMI_SYNC_DET	22		
21	HDMI_SYNC_DET	21		




Security Classification	2010/07/20	Compal Secret Data	2011/07/20	Title
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Scalar
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</p>				
Size	Document Number	Date		Rev
Custpm	PLA00 M/B LA-6951P Schematic	Thursday, February 24, 2011		1.A
Date		Sheet	35	of 62



# WebCam+Digital Mic




## LVDS CONN




## LVDS POWER



## Touch Panel




## INVERTER




Security Classification	Compal Secret Data		Title	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Compal Electronics, Inc.
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				LCD CONN. / WebCam
Size	Document Number	Rev		
Custom	PLA00 M/B LA-6951P Schematic			
Date:	Thursday, February 24, 2011	Sheet	36	of 62

### HDD POWER Conn




### HDD




12/6 Change footprint of JWAF1 from SP02000A000 to SP02000EB00



Layout Note: Place C918/C919/C920/C921 close to JWAFER1



### SATA HDD Conn.




### ODD POWER Conn



12/6 Change footprint of JWAF1 from SP02000A000 to SP02000EB00


10/28 Add C928/C929

Layout Note: Place C928/C929 close to JWAFER2





### ODD


### SATA ODD Conn.




### SSD



### SATA SSD Conn.





### MINI SSD Conn.




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				HDD & ODD & SSD Connector Document Number <b>PLA00 M/B LA-6951P Schematic</b> Date: Thursday, February 24, 2011 Sheet 37 of 62










Place C534 close to socket pin 38  
 Place C529 close to socket pin 21  
 Place C535 close to socket pin 21  
 Place C530 close to socket pin 12




Security Classification			Compal Secret Data			Title		
Issued Date	2010/07/20	Deciphered Date	2011/07/20	PCIE-Card Reader-RTS5209			Size	Document Number
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						PLA00 M/B LA-6953P Schematic 1.A		
Date:						Thursday, February 24, 2011		
Sheet						39 of 62		


**Compal Electronics, Inc.**  
 PCIE-Card Reader-RTS5209  
 Thursday, February 24, 2011 | Sheet 39 of 62




+1.0V_LAN POWER OPTIONS		
Shared with PCH 1.05V SVR		* Internal SRV
STUFF: R377 NO STUFF: L19		NO STUFF: R377








7/27 Follow NCQFO



(Place next to PIN25)


(Place next to PIN38)




(Place next to PIN1)

(Place next to PIN9)

Sense Pin	Impedance	Codec Signals
SENSE A	20K	PORT1 (PIN 21, 22)
SENSE B	5.1K	PORT-2 (PIN 32, 33)






Place close to Codec






60mil

40mil

(output = 300 mA)




0810 vendor suggest




10/23 Add C460/C508/C553(EMI suggest)




1026 Add Diode for MIC\_L\_VREF0  
12/10 Change symbol of D24/D25 from SC1H751H010 to SCS00002G00




**EXT MIC IN**





8/13 Change symbol of D30 to SCA00000T00(EMI Suggest)



2/18 Add




2/24 Add




8/13 Change symbol of D29 to SCA00000T00(EMI Suggest)

Add for EMC suggest




8/13 Change symbol of D28 to SCA00000T00(EMI Suggest)


**HP OUT**




8/13 Change symbol of D21 to SCA00000T00(EMI Suggest)



10/22 Change U56 from SA00001ZW00 to SA00004IS00



12/09 Add U57




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title	
				Audio Jack	
				Size	Document Number
				Customer	PLA00 M/B LA-6951P Schematic
				Date:	Thursday, February 24, 2011
				Sheet	43 of 62

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Rev 1.A  
Date: Thursday, February 24, 2011  
Sheet 43 of 62



















Security Classification	Compal Secret Data
Issued Date	2010/07/20
	Deciphered Date
	2011/07/20

<b>Compal Electronics, Inc.</b>		
<b>EC KB930/KB conn</b>		
Size	Document Number	Rev
Custom	<b>PLA00 M/B LA-6951P Schematic</b>	A
Date:	Thursday, February 24, 2011	Sheet 45 of 62

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				USB / BIOS ROM	
Size	Document Number			Rev	1.A
Custom	PLA00 M/B LA-6951P Schematic			Date:	Thursday, February 24, 2011
		Sheet	46	of	62





De-Emphasis Control		
DEMT1 (pin 17)	DEMT0 (pin 16)	AUDIO INTERFACE
LOW	LOW	OFF *
LOW	HIGH	48 kHz
HIGH	LOW	44.1 kHz
HIGH	HIGH	32 kHz

**Power switch board**




**SENSOR BOTTOM**



Follow NCQD0




**LED board conn.**




**DECO LED board conn.**




**BT Connector**



8/13 Change symbol of D27 to SCA0000E00(EMI Suggest)




**Fan Control circuit**



Security Classification	Compal Secret Data			Title	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	PLA00 M/B LA-6951P Schematic
				Date	Thursday, February 24, 2011
				Sheet	48 of 62
				Rev	1.A




**+V\_3.3V TO +3VS**




11/4 Change PN of U35 from SB000009580 to SB000009510

**+V\_5V TO +5VS**




11/4 Change PN of U34 from SB000009580 to SB000009510

**+12V1 TO +12VS**




11/2 Change PN of U51 from SB00000N100 to SB00000DJ00

**+1.5V TO +1.5VS**




11/4 Change PN of U33 from SB000009580 to SB000009510

**+5VSB** 9/29 Change net name from +5VALW to +5VSB



9/29 Change net name from +5VALW to +5VSB


**Discharge circuit**





8/24 Add C1031-C1036  
8/24 Place C1031/C1032/C1033 close to H4/H5/H7 (EMI request)

8/24 Place C1034/C1035/C1036 close to H1/H2/H6 (EMI request)

**NON-PDH**



**Screw**






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	DC Interface/Screw	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title <b>PLA00 M/B LA-6951P Schematic</b>	
Date:	Thursday, February 24, 2011	Sheet	49	of	62




PH1 under CPU bottom side :


CPU thermal protection at 92 degree C  
Recovery at 57 degree C



FOR EC suspend  
 $V_{FB} = 0.6V$   
 $V_o = V_{FB} * (1 + PR7/PR9) = 3.318V$   
 $I_{peak} = 0.062A, I_{max} = 0.045A$   
 Current limit >4A



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	0.1
Date:	Thursday, February 24, 2011	Sheet	51	of	62



Rds (ON) : Max=18m-ohm  
Min=15m-ohm

Imax=5 A  
Ipeak=7 A  
Iocp=8.4 A

ESR=14m

fsw=375kHz  
Delta I=1.36 A

Iocp=delta I/2+Vtrip/Rds(on)=8.56~10A

Vo=2(1+Rt/Rb)=3.37 V


Rds (ON) : Max=18m-ohm  
Min=15m-ohm

Imax=7.6A  
Ipeak=10.8A  
Iocp=13A


ESR=14m

fsw=300kHz  
Delta I=2.95A  
Iocp=delta I/2+Vtrip/Rds(on)=13.2~15.6A

Vo=2(1+Rt/Rb)=5.09 V




Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title
				+V_5VP/+V_3VP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom
				Document Number
				0.1
				Rev
				Date: Thursday, February 24, 2011
				Sheet 52 of 62



I<sub>peak</sub>=1.86A, I<sub>max</sub>=1.3A  
 $V_o = 0.8(1 + R_t/R_b) = 1.827\text{ V}$   
 P<sub>d</sub>=3W




I<sub>max</sub>=6.2A  
 I<sub>peak</sub>=8.8A  
 ESR=14 mohm  
 $V_o = 0.8(1 + R_t/R_b) = 0.928\text{ V}$   
 P<sub>d</sub>=2.5W




VCCSA_VID	+VCCSAP	Default
0	0.925V (0.928V)	
1	0.85V (0.851V)	






$I_{peak} = 15.8 \text{ A}$     $I_{max} = 11.6 \text{ A}$   
 $I_{ocp} = \text{A}$   
 $V_o = 1.05\text{V}$     $V_{FB} = 0.7\text{V}$   
 $V_o = V_{FB} * (1 + R_{top}/R_{down}) = 1.057\text{V}$   
 $F_{sw} = 340 \text{ KHz}$   
 $C_{out} \text{ ESR} = 10\text{m ohm}$     $R_{dson} = 4.3 \sim 5.2\text{m ohm}$   
 $\Delta I = ((12 - 1.05) * (1.05 / 12)) / (1\mu * 340 \text{ K}) = 2.82 \text{ A}$   
 $I_{ocp} = 18.8 \sim 23 \text{ A}$



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title +1.05VSP		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number	Rev 0.1
Date:	Thursday, February 24, 2011	Sheet	54	of	62	



Ipeak=10A Imax=7A

<Vo=1.5V> VFB=0.75V  
 Vo=0.75\*(1+Rtop/Rdown)=1.518V  
 Fsw=253 KHz  
 Cout ESR=10m ohm  
 Rds(on)=5.5 ~ 6.8 m ohm



Delta I=2.63 A  
 =>1/2DeltaI=1.44A

Iocp=13 ~ 17A

**Imax=0.28A**  
**Ipeak=0.4A**  
**Pd=1.25w**

+0.75VSP @ PJ15  
 JUMP\_43X79  
 (?A, ??mils , Via NO.= ??)

Security Classification	Compal Secret Data		Title	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	1.5VP/+1.2VALWP/+0.75VS
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom
				Document Number
				Rev 0.1
Date: Thursday, February 24, 2011				Sheet 55 of 62



$I_p=10.2A$   $I_m=7A$

$\langle V_o=1.35V \rangle$   $V_{FB}=0.75V$   
 $V_o=1.354V$   
 $F_{sw}=253$  KHz

$C_{out}$  ESR=14m ohm  $R_{dson}=5.5\sim 6.8m$



$\Delta I=2.63$  A

$V_{trip}=165mV$   
 $I_{ocp}=V_{trip}/(R_{dson})+1/2\Delta I$   
 $= 16$  A~13 A




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title	VCCPP/1.8VP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Custom
				Document Number	PLA00 M/B LA-6953P
				Date:	Thursday, February 24, 2011
				Sheet	56 of 62





Security Classification	Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Sheet	57 of 62
Date:	Thursday, February 24, 2011	Sheet	57	of	62




VGFX:  
 Cout ESR= m ohm Rdsn=3~3.6m  
 Ipeak=35 A, Imax=25 A  
 Delta I=7A  
 OCP= 40 A

CPU\_CORE:  
 Cout=22U\*18+ 390u 10m\*4+560u 10m\*3 +330u 9m\*3 +560u 15m\*2  
 Rdsn=3~3.6m  
 Ipeak= A, Imax=85 A  
 F=338k hz  
 Delta I=  
 OCP= 135 A

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
Date:	Thursday, February 24, 2011	Sheet	58	of 62

CPU\_CORE\_2  
 Rev 0.1



ESR=10m ohm

VFB=0.7V

Fsw=290 KHz

Cout ESR=10m ohm/2 Rdsn=4.3~5.2m ohm  
 Ipeak=44.75 A, Imax=25 A Iocp=53.7A  
 Delta I=5.35 A

$$Iocp = Vtrip / (Rdsn * 8) + 1/2 \Delta I = 64.7 \sim 54.7A$$

GPU_VID1	GPU_VID0	VGA_CORE
1	1	0.9V (Default)
1	0	0.825V
0	1	1.075V

Security Classification		Compal Secret Data		Title <b>Compal Electronics, Inc.</b> VGA_CORE	
Issued Date	2010/07/20	Deciphered Date	2011/07/20		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date:	Thursday, February 24, 2011	Sheet	59	of	62

5

4

3

2

1

D

D

C

C

B

B

A

A



Title		
<Title>		
Size	Document Number	Rev
A	PLA00 M/B LA-6953P Schematic	0.1
Date:	Thursday, February 24, 2011	Sheet 60 of 62


5

4

3

2

1



Intel Sandy Bridge- Desktop	
1.1V	VCC CORE 85A
0.25~1.52V	VGFX_CORE 35A
0.9V	VCCSA 8.8A
1.5V	VDDQ 4.75A
1.05VS	VCCIO 8.5A
1.8V	VCCPLL 1.5A

RAM DDRIII SODIMM X 4	
1.5V	VDD_MEM 14A
0.75V	VTT_MEM 0.4A


VGA Nvidia N12P_GT	
0.825~1.075V	VDD 35.71 A
1.05VS_DGPU	FB DLLAVDD 100mA FB PLLAVDD 100mA IFPAB_PLVDD 220mA IFPC_F1_IOVDD 1140mA PEX_IOVDD/Q 1720mA PLVDD 60mA SP_PLVDD 45mA VID_PLLVDD 45mA
1.5V	FBVDDQ 10.95A
3.3V	VDDR3 60 mA A2VDD 130 mA

VRAM 1GB 'B 64Mx16 (H5GQ1H24AFR-T2L)	
1.5V	13.84 A

Intel Cougar Point- H67	
1.05V	V_PROC_IO 1mA VccCore 1.44A VccDMI 57mA
	VccADPLLA 100mA VccADPLLB 100mA VccIO 4.07A VccASW 1.61A
1.8V	VccDFTERM 200mA VccVRM 159mA
3.3V	Vcc3_3 409mA VccADAC 68mA VccSPI 20mA
	VccDSW 3mA VccSus3_3 97mA VccSusHDA 1mA
5V	V5REF 1mA V5REF_Sus 1mA
RTCVC	VCCRTC

# COMPAL CONFIDENTIAL

**MODEL NAME:** *PLA00 Power Sequence Block Diagram (Discrete)*  
**PCB NAME:** *LA6951P*  
**REVISION:** *0.3*  
**DATE:** *2010/10/26*



Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&amp;D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				
Size	Document Number	Rev	Title	
Custom	PLA00 M/B LA-6951P Schematic	1A	Power Sequence Block Diagram	
Date:	Thursday, February 24, 2011	Sheet	62 of 62	