

## 7. Circuit Diagram

# SEDONA

CPU : Intel Y onah667  
 Chip Set : Intel Calistoga & ICH7-M  
 Remarks : Mobility Platform

Model Name : SEDONA  
 PBA Name : MAIN  
 PCB Code : BA41-####A  
 Dev. Step : PR  
 Revision : 0.81  
 T.R. Date : 2005/10/05

DRAW	CHECK	APPROVAL

Owner : SE C Mobile R & D Signature : X

### Table of Contents

- Sheet 1. COVER
- Sheet 2 - 7. DIAGRAM (Block/Power) & ANNOTATIONS
- Sheet 8. CLOCK GENERATOR
- Sheet 9 - 11. YONAH667 / MERMOM CPU(TBD)
- Sheet 12. THERMAL SENSOR / FAN CONTROL
- Sheet 13 - 17. CALISTOGA-GMCH
- Sheet 18. DDR II SODIMM
- Sheet 19. DDR TERMINATION
- Sheet 20 - 23. ICH7-M
- Sheet 24. FWH
- Sheet 25. ATI M56-P GRAPHIC CONTROLLER
- Sheet 29 - 30. VIDEO MEMORY
- Sheet 31. VIDEO S.S / T.S / LD CONN.
- Sheet 32. DVI CONTROLLER
- Sheet 33 - 34. CRT & SWITCH
- Sheet 35 - 36. CARDBUS / 1394 / MEDIA CARD
- Sheet 37. EXPRESS CARD
- Sheet 38. MINE PCI EXPRESS & DMB
- Sheet 39. AUDIO CODEC(AD1986A)
- Sheet 40. AUDIO AGC / AMP
- Sheet 41. AUDIO WOPER & AUDIO CONNECTOR
- Sheet 42. HDD & ODD CONNECTOR & REMOTE CNTR
- Sheet 43. MICOM
- Sheet 44 - 45. LAN(Intel 82573EZ)
- Sheet 46. MDC MODEM / USB0 / LAN CONN.
- Sheet 47. B'D TO B'D Connector
- Sheet 48. CHARGER
- Sheet 49. P1.5V\_AUX, VCCP
- Sheet 50. MAIN DDR2 POWER
- Sheet 51. CPU VRM(VCC\_CORE)
- Sheet 52. SWITCHED POWER
- Sheet 53. P3.3V\_ALWS & P5.0V\_AUX
- Sheet 54. GRAPHIC CORE POWER / P1.2V / P2.5V
- Sheet 55. HDD PARK, TPM, MOUNT HOLE
- Sheet 56. DOCKING CONNECTOR, SUPER I/O
- Sheet 57. USB BOARD

## 7. Circuit Diagram

### SCHEMATIC ANNOTATIONS AND BOARD INFORMATION

# TBD

#### PCI Devices

Devices	IDSEL#	REQ/INT#	Interrupts
Cardbus	ADD5	0	A, B, C
LAN	ADD1	3	DE
Mini-PCI SLOTT1	ADD3	2	GE, F, G, H, I, J
USB	ADD3 (Internal)	-	USB2.0 #1: D
USB	ADD3 (Internal)	-	USB2.0 #2: C
Hub to PCI	ADD0 (Internal)	-	I
Internal MAC	ADD2 (Internal)	-	E
AC Link	ADD2 (Internal)	-	B

#### Voltage Rails

VDC / CORE / VTT	Primary DC System Power Supply (7 to 23V) Core Voltage for DOHAN1 (1.306~1.068V) MCH-M Core Voltage
P0.9V	0.9V switched power rail (off in S3-S5)
P1.2V	1.2V switched power rail (off in S3-S5)
P1.5V	1.5V switched power rail (off in S3-S5)
P1.8V_AUX	1.8V switched power rail (off in S3-S5)
P1.8V_AUX	1.8V power rail (off in S4-S5)
P2.5V	2.5V switched power rail (off in S3-S5)
MICOM_P3V	3.3V always on power rail for MICOM
P3.3V_AUX	3.3V switched power rail (off in S3-S5)
P3.3V_DTV	3.3V power rail (off in S4-S5)
P5V_AUX	5.0V power rail (off in S4-S5)
P5V	5.0V switched power rail (off in S3-S5)
P3.3V_ALVMS	3.3V power rail (Always On)
P2.5V_ALVMS	2.5V power rail (Always On)
P1.2V_ALVMS	1.2V power rail (Always On)

#### I C / SMB Address

Devices	Address	Hex	Bus
ICH7	Master	9Ch	SMBUS Master
EMC 6N300(CPU Thermal Sensor)	1001 110X	00h	Thermal Sensor
AD98	1000 001X	A0h	-
SODIMM1	1010 001X	A2h	-
CK-408 (Clock Generator)	1101 00 1x	D2h	Clock Unused/ Clock Output Disable

#### USB PORT Assign

PORT NUMBER	ASSIGNED TO
0	SYSTEM PORT A
1, 2	SYSTEM PORT B
3	SYSTEM PORT C
4	MINI-PCIE
5	PORT REPAIR
6	MINI-PCIE/RES FINGER PRINT
7	EXPRESS CARD

#### System Power States

CHP3\_SLP\_S1\* S1.1 PowerOn-4 suspend (POS). In this state, all clocks (except the 32.768KHz clock) are stopped. The system context is maintained in system DRAM. Power is maintained to PCI, the CPU, memory controller, memory, and all other critical subsystems. Note that this state does not preclude power being removed from non-essential devices, such as disk drives. During this state, CPU can be selected for other Deep Sleep or Deep Slep.

CHP3\_SLP\_S3\* S3. Suspend (S3). In this state, the idle power is reduced. The idle power is reduced to non-critical circuits. Memory is retained, and refreshes continue. All clocks stop except RTC clock.

CHP3\_SLP\_S4\* S4. Suspend (S4). The context of the system is maintained in system DRAM, but power is shut off to non-critical circuits.

CHP3\_SLP\_S5\* S5. Soft Off (S5). System context is not maintained. All power is shut off except for the logic required to restart. A full boot is required when waking.

#### Crystal / Oscillator

TYPE	FREQUENCY	DEVICE	USAGE
Crystal	32.768KHz	ICH7M	Real Time Clock
Crystal	10MHz	MICOM	HD64F21692760
Crystal	14.318MHz	CLOCK-Generator	CK-K410M
Crystal	24.576MHz	Cardbus Controller	1384
Crystal	27MHz	VIDEO	HD64F21692760
Crystal	24.576MHz (TBD)	HD Audio	HD64F21692760


#### CPU Core Voltage Table (MMP-6)

Active Mode	Voltage	Active/Deep Sleep Dual Mode Region	Voltage	Deep Sleep/Extended Deep Sleep Dual Mode Region	
				VDD(60)	Voltage
0	1.9000V	0	1.10000V	1	0.4875V
0	1.4675V	0	0.89375V	1	0.4950V
0	1.4625V	0	0.92625V	1	0.5000V
0	1.4600V	0	0.93000V	1	0.5075V
0	1.4875V	0	0.93750V	1	0.5250V
0	1.4125V	0	0.91250V	1	0.4800V
0	1.4000V	0	0.90000V	1	0.5875V
0	1.3875V	0	0.89375V	1	0.5950V
0	1.3825V	0	0.88250V	1	0.5000V
0	1.3500V	0	0.85000V	1	0.3975V
0	1.3275V	0	0.82750V	1	0.3250V
0	1.3000V	0	0.80000V	1	0.2875V
0	1.2975V	0	0.81250V	1	0.2925V
0	1.2625V	0	0.76250V	1	0.2500V
0	1.2500V	0	0.75000V	1	0.2375V
0	1.2275V	0	0.72750V	1	0.2325V
0	1.2250V	0	0.72500V	1	0.2225V
0	1.2125V	0	0.71250V	1	0.2000V
0	1.2000V	0	0.70000V	1	0.1875V
0	1.1750V	0	0.67500V	1	0.1625V
0	1.1500V	0	0.65000V	1	0.1375V
0	1.1250V	0	0.62500V	1	0.1250V
0	1.1125V	0	0.61250V	1	0.1000V
0	1.1000V	0	0.60000V	1	0.0875V
0	1.0975V	0	0.59750V	1	0.0825V
0	1.0925V	0	0.59250V	1	0.0625V
0	1.0500V	0	0.55000V	1	0.0500V
0	1.0425V	0	0.54250V	1	0.0275V
0	1.0325V	0	0.53250V	1	0.0225V
0	1.0250V	0	0.52500V	1	0.0000V
0	1.0125V	1	0.51250V	1	0.0000V
0	1.0125V	1	0.51250V	1	0.0000V


\*Total Processor (2.33 GHz / 800 MHz - TBD)

\*11111111 : 0V power good asserted.


### 7. Circuit Diagram



### 7. Circuit Diagram




## 7. Circuit Diagram






## 7. Circuit Diagram




## 7. Circuit Diagram






## 7. Circuit Diagram







## 7. Circuit Diagram




## 7. Circuit Diagram




### 7. Circuit Diagram




## 7. Circuit Diagram



### 7. Circuit Diagram




# 7. Circuit Diagram







### 7. Circuit Diagram



## 7. Circuit Diagram




## 7. Circuit Diagram








## 7. Circuit Diagram



### 7. Circuit Diagram




## 7. Circuit Diagram




STRAP	PIN	DESCRIPTION	DEFAULT
TX_VIBES_ENB	GPIO0	Transceiver Power Scaling Enable 0-50Hz TX outputs swing 1- Full TX outputs swing	0 (Internal pull-down)
TX_DEEMPH_EN	GPIO1	Transceiver De-emphasis Enable 0-TX De-emphasis disabled 1-TX De-emphasis enabled	0 (Internal pull-down)
DBGUG_ACCESS	GPIO4	Strap to set the debug mode to bring out DBGUG signals even if registers are inaccessible.	0 (Internal pull-down)
ROMIDC_ENB	GPIO(9 13 11)	From ROM attached, connect chip to ROM attached. Identifies ROM types. GPIO(9 13 11) = 01x-4p-57E-40 001x-NoROM, MEM.AP-57E-40 010x-NoROM, MEM.AP-57E-40 011x-NoROM, MEM.AP-57E-41 1001-1M5.enm125810x4ROM (Amel) 1010-1M5.enm1458011 ROM (Amel) 1101-1M5.enm15514610xROM (S57) 1110-1M5.enm155120V512 ROM (S57) 1111-1M5.enm155120V512 ROM (S57)	0 (Internal pull-down)
VIP_DETECT	V5VNC	Indicates whether or not VIP hardware device is present. 0-55mV VIF hot port devices present 1-No slave VIF hot port devices present Note: The readback of the strap is the inverted with respect to the value on the pin.	0 (Internal pull-down)
PWM_C1(GP2)	PWM_C1(GP2)	Program for the without power regulators. Should be non-functional for all three signals. Weak pull-up (e.g. 100ohm) is needed to be provided on the pins. Only applicable to M56-C7	0
Reserved	Reserved	ATI internal use only. Other logic must not affect this signal during ESEET.	0
Reserved	Reserved	ATI internal use only. Other logic must not affect this signal during ESEET.	0
Reserved	Reserved	ATI internal use only. Other logic must not affect this signal during ESEET.	0
Reserved	Reserved	ATI internal use only. Other logic must not affect this signal during ESEET.	0

## 7. Circuit Diagram







## 7. Circuit Diagram




## 7. Circuit Diagram




### 7. Circuit Diagram



### 7. Circuit Diagram




## 7. Circuit Diagram






### 7. Circuit Diagram




## 7. Circuit Diagram









## 7. Circuit Diagram




## 7. Circuit Diagram



## 7. Circuit Diagram




## 7. Circuit Diagram





### 7. Circuit Diagram












## 7. Circuit Diagram



### 7. Circuit Diagram




## 7. Circuit Diagram




P1.5V & VCCP (1.05V)

### 7. Circuit Diagram




DDR2 Power

## 7. Circuit Diagram



CPU VRM


## 7. Circuit Diagram








7. Circuit Diagram



## 7. Circuit Diagram









## 7. Circuit Diagram

