

7. Schematic

1) System

<div style="border: 1px solid black; padding: 5px; margin-bottom: 10px;"> <p style="text-align: center; font-weight: bold; font-size: 1.2em;">PLYMOUTH</p> <p>CPU : Intel Dothan533 Chip Set : Intel Alviso & ICH6-M Remarks : Mobility Platform</p> </div> <div style="border: 1px solid black; padding: 5px; margin-bottom: 10px;"> <p>Model Name : PLYMOUTH PBA Name : MAIN PCB Code : BA41-00570A (TPT) BA41-00571A (GCE) Dev. Step : PR Regression Revision : MP1.1 T.R. Date : 2005.08.11</p> </div> <table border="1" style="width: 100%; border-collapse: collapse; margin-bottom: 10px;"> <tr> <td style="width: 30%; text-align: center;">DRAW</td> <td style="width: 30%; text-align: center;">CHECK</td> <td style="width: 30%; text-align: center;">APPROVAL</td> </tr> <tr> <td style="height: 20px;"></td> <td style="height: 20px;"></td> <td style="height: 20px;"></td> </tr> <tr> <td style="height: 20px;"></td> <td style="height: 20px;"></td> <td style="height: 20px;"></td> </tr> </table> <p> ■ Owner : SEC Mobile R & D Signature : _____ X </p>	DRAW	CHECK	APPROVAL							<div style="border: 1px solid black; padding: 5px; margin-bottom: 10px;"> <p style="text-align: center; font-weight: bold; font-size: 1.2em;">Table of Contents</p> <p>Sheet 1. COVER Sheet 2 - 5. DIAGRAM (Block/Power) & ANNOTATIONS Sheet 6. CLOCK GENERATOR Sheet 7 - 9. DOTHAN533 / YONAH CPU(TBD) Sheet 10. THERMAL SENSOR / FAN CONTROL Sheet 11 - 15. ALVISO-MCH Sheet 16. DDR II SODIMM Sheet 17. DDR TERMINATION Sheet 18 - 21. ICH6-M Sheet 22. FWH Sheet 23 - 26. NVIDIA 43M GRAPHIC CONTROLLER Sheet 27. VIDEO MOAD STRAP Sheet 28 - 29. VIDEO MEMORY Sheet 30. VIDEO S S / LCD CONN. Sheet 31. CRT PORT Sheet 32 - 33. CARDBUS / 1394 / MEDIA CARD Sheet 34. MINI PCI Sheet 35. AUDIO AZALIA CODEC (AD 1986A) Sheet 36. AUDIO AGC / AMP Sheet 37. HDD & ODD Connector Sheet 38. MICOM Sheet 39. LAN (Broadcom BCM5788) Sheet 40. MDC MODEM / USB0 / LAN CONN. Sheet 41. BD TO B'D Connector Sheet 42. MAIN DDR POWER Sheet 43. SWITCHED POWER Sheet 44. CHARGER Sheet 45. CPU POWER (VCC_CORE) Sheet 46. P3.3V_AUX / P5V_AUX POWER Sheet 47. P1.5V_AUX, VTT Sheet 48. POWER SEQUENCE LOGIC Sheet 49. GRAPHIC CORE POWER / P1.2V / P2.5V Sheet 50. TPM, MOUNT HOLE Sheet 51. DOCKING CONNECTOR, SUPER I/O Sheet 52. AUDIO WOOFER (PLYMOUTH) Sheet 53. AUDIO SUB BOARD</p> </div> <table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 15%;">REV</td> <td style="width: 15%;">DATE</td> <td style="width: 15%;">REV</td> <td style="width: 15%;">TITLE</td> <td style="width: 40%;"></td> </tr> <tr> <td>001</td> <td>08/11/2005</td> <td>001</td> <td>PR-R</td> <td>PLYMOUTH</td> </tr> <tr> <td>DESIGNER</td> <td>HU K in</td> <td>CHK</td> <td>PR-R</td> <td>CDVER</td> </tr> <tr> <td>APPROVAL</td> <td>SJ Park</td> <td>REV</td> <td>1.1</td> <td></td> </tr> <tr> <td>TABLE USE</td> <td>USE OFF</td> <td colspan="3" style="text-align: right;">August 11, 2005 3:52:13 PM</td> </tr> </table> <div style="text-align: right; font-size: 0.8em; margin-top: 10px;"> <p> SAMSUNG ELECTRONICS PART NO. BA41-00570A PAGE 1 OF 56 </p> <p style="font-size: 0.7em; margin-top: 5px;">d:\users\mob\table\main\ar7\plymouth\plymcont.tbl</p> </div>	REV	DATE	REV	TITLE		001	08/11/2005	001	PR-R	PLYMOUTH	DESIGNER	HU K in	CHK	PR-R	CDVER	APPROVAL	SJ Park	REV	1.1		TABLE USE	USE OFF	August 11, 2005 3:52:13 PM		
DRAW	CHECK	APPROVAL																																	
REV	DATE	REV	TITLE																																
001	08/11/2005	001	PR-R	PLYMOUTH																															
DESIGNER	HU K in	CHK	PR-R	CDVER																															
APPROVAL	SJ Park	REV	1.1																																
TABLE USE	USE OFF	August 11, 2005 3:52:13 PM																																	

7. Schematic

SAMSUNG PROPRIETARY
 THIS DOCUMENT CONTAINS CONFIDENTIAL
 PROPRIETARY INFORMATION THAT IS
 UNLAWFULLY DISCLOSED TO OTHERS
 WITHOUT THE WRITTEN AUTHORIZATION OF SAMSUNG
 DO NOT DISCLOSE TO OR INDICATE FOR OTHERS
 EXCEPT AS AUTHORIZED BY SAMSUNG.

SCHEMATIC ANNOTATIONS AND BOARD INFORMATION

PCI Devices

Devices	IDSEL#	REQ/CONT#	MEM/IO#s
Canbus	A025	2	A, B, C
LAN	A021	1	E, F
MiniPCI SLOT1	A023	1	D, E, F
MiniPCI SLOT2	A022	3	D, E, F, G
USB	A026(internal)	-	USB2.0 #0 : A USB2.0 #1 : D USB2.0 #2 : C USB2.0 #3 : FFF
Hub to PCI	A030(internal)	-	B
LPC bridge/IDE/ACPI/SMBUS	A031(internal)	-	B
AC Link	A024(internal)	-	B

CPU Core Voltage Table

V05	V04	V03	V02	V01	V00	Voltage
0	0	0	0	0	0	1708 V
0	0	0	0	0	0	1676 V
0	0	0	0	0	0	1644 V
0	0	0	0	0	0	1612 V
0	0	0	0	0	0	1580 V
0	0	0	0	0	0	1548 V
0	0	0	0	0	0	1516 V
0	0	0	0	0	0	1484 V
0	0	0	0	0	0	1452 V
0	0	0	0	0	0	1420 V
0	0	0	0	0	0	1388 V
0	0	0	0	0	0	1356 V
0	0	0	0	0	0	1324 V
0	0	0	0	0	0	1292 V
0	0	0	0	0	0	1260 V
0	0	0	0	0	0	1228 V
0	0	0	0	0	0	1196 V
0	0	0	0	0	0	1164 V
0	0	0	0	0	0	1132 V
0	0	0	0	0	0	1100 V
0	0	0	0	0	0	1068 V
0	0	0	0	0	0	1036 V
0	0	0	0	0	0	1004 V
0	0	0	0	0	0	972 V
0	0	0	0	0	0	940 V
0	0	0	0	0	0	908 V
0	0	0	0	0	0	876 V
0	0	0	0	0	0	844 V
0	0	0	0	0	0	812 V
0	0	0	0	0	0	780 V
0	0	0	0	0	0	748 V
0	0	0	0	0	0	716 V
0	0	0	0	0	0	684 V
0	0	0	0	0	0	652 V
0	0	0	0	0	0	620 V
0	0	0	0	0	0	588 V
0	0	0	0	0	0	556 V
0	0	0	0	0	0	524 V
0	0	0	0	0	0	492 V
0	0	0	0	0	0	460 V
0	0	0	0	0	0	428 V
0	0	0	0	0	0	396 V
0	0	0	0	0	0	364 V
0	0	0	0	0	0	332 V
0	0	0	0	0	0	300 V
0	0	0	0	0	0	268 V
0	0	0	0	0	0	236 V
0	0	0	0	0	0	204 V
0	0	0	0	0	0	172 V
0	0	0	0	0	0	140 V
0	0	0	0	0	0	108 V
0	0	0	0	0	0	76 V
0	0	0	0	0	0	44 V
0	0	0	0	0	0	12 V
0	0	0	0	0	0	0 V

Highest Freq. : 1708 V
 Lowest Freq. : 0 V

Northwood-B
 (telephone 84)

REVISION HISTORY

See rev notes in the changes file for more information.

Voltage Rails

VCC_CORE	Notes
VCC_CORE	Primary DC-DC Switcher Output (7.0-21V) Core voltage for DOTHAN (1.306-1.085V) Termination (1.05V) MCHHT Core Voltage
P0_5V	0.9V switched power rail (off in S3-S5)
P1_5V	1.5V switched power rail (off in S3-S5)
P1_5V_AUX	1.5V power rail (off in S4-S5)
P1_5V	1.8V switched power rail (off in S3-S5)
P2_5V_AUX	2.5V switched power rail (off in S3-S5)
MICOM_P3V	3.3V always on power rail for MICOM
P3_3V	3.3V switched power rail (off in S3-S5)
P3_3V_AUX	3.3V power rail (off in S4-S5)
P3_3V_DTV	3.3V power rail (off in S4-S5)
P5V	5.0V switched power rail (off in S3-S5)
P5V_AUX	5.0V power rail (off in S4-S5)

I C / SMB Address

Devices	Address	Hex	Bus
SMBUS Master	Master I2C	9Ch	SMBUS Master
Thermal Sensor	10100000	A0h	Thermal Sensor
1010001X	1010001X	A2h	Clock, Unused Clock Output Disable
1101001X	1101001X	D2h	Clock, Unused Clock Output Disable

USB PORT Assign

PORT NUMBER	ASSIGNED TO
0	SYSTEM PORT A
1,2	SYSTEM PORT B
3	BLUETOOTH
4	BLUETOOTH
5	PORT REPLICATOR


System Power States

CHP3_SLP_S5* S1 : Powered-On-Suspend(POS) : In this state, all clocks(except the 32.768KHz clock) are stopped.
 The system console is maintained in system D0/AM. Power is maintained to PCI, the CPU, memory controller, memory, and all other critical subsystems.
 The system console is maintained in system D1/AM. Power is maintained to PCI, the CPU, memory controller, memory, and all other critical subsystems.
 for either Deep Sleep or Deep S3 Sleep
 CHP3_SLP_S3* S3 : Deep Sleep : CPU voltage reduced in this state to reduce the leakage power.
 CHP3_SLP_S4* S4 : Suspend-to-Disk(STD) : The content of the systems is maintained on the disk. All clocks stop except for ITC clock.
 CHP3_SLP_S5* S5 : Soft Off(SOFT) : System context is not maintained. All power is shut off except for the logic required to restart. A full boot is required when waking.


REV	DATE	DESCRIPTION	BY	CHK
1.1	August 11, 2005	3:52:13 PM	PL	Y

REV	DATE	DESCRIPTION	BY	CHK
1.1	August 11, 2005	3:52:13 PM	PL	Y

7. Schematic



7. Schematic




SAMSUNG ELECTRONICS

DATE: 8/11/2005
 TITLE: PL YMOUTH MAIN
 DRAWN BY: HJ Kim
 CHECKED BY: S.J. Park
 REVISION: PR-R
 APPR: DOTYAN, CPUK2/3
 SCALE: 1:1
 LAY: CPU
 August 11, 2005 3:52:13 PM
 PAGE 8 OF 56


PROJECT: BA41-00570A

FILE: d:\Users\mob\ic616\ent\pr\Al\ymouth\7\ymouth_PRR_2281


7. Schematic




7. Schematic



7. Schematic




7. Schematic




SAMSUNG PROPRIETARY
 THIS DOCUMENT CONTAINS CONFIDENTIAL
 SAMSUNG ELECTRONICS CO. PROPERTY.
 DO NOT DISCLOSE TO OR REPLICATE FOR OTHERS
 EXCEPT AS AUTHORIZED BY SAMSUNG.

REV	DATE	TITLE	SAMSUNG ELECTRONICS
001	8/11/2005	PL YMOUTH MAIN	THW NO. BA41-00570A
DESIGN	BY	PR-R	ALVISO-GNCH(5/5)
APPROVAL	BY	1.1	
ROUTE DOC	DATE	TIME	PAGE
	August 11, 2005	3:52:13 PM	15 OF 56


7. Schematic




7. Schematic



7. Schematic




7. Schematic




SAMSUNG PROPRIETARY
 THIS DOCUMENT CONTAINS CONFIDENTIAL INFORMATION OF SAMSUNG ELECTRONICS CO., LTD. DO NOT DISCLOSE TO OR REPRODUCE FOR OTHERS EXCEPT AS AUTHORIZED BY SAMSUNG.


7. Schematic




7. Schematic



7. Schematic



7. Schematic



7. Schematic

SAMSUNG PROPRIETARY
 THIS DOCUMENT CONTAINS CONFIDENTIAL INFORMATION AND IS THE PROPERTY OF SAMSUNG ELECTRONICS CO., LTD. IT IS NOT TO BE DISCLOSED TO OR REPRODUCED BY OTHERS WITHOUT THE EXPRESS WRITTEN AUTHORIZATION OF SAMSUNG ELECTRONICS CO., LTD.

DATE: 8/11/2005
 TITLE: PL YMOOUTH MAIN
 PART NO: BA41-00570A
 REV: RP
 RC-R
 BY: HJ Kim
 S.J Park
 1.1
 August 11, 2005 3:52:13 PM
 PAGE 27 OF 56

Straps	Pin # (Rev.A01)	Pin # (Rev.A02)	Description
SUB_VENDOR	MC0AD(1)	MC0AD(1)	0 : No BIOS 1 : Read from BIOS
RAMCFG(3:0)	MC0B(0) MC0B(1) MC0B(2) MC0B(3)	MC0B(0) MC0B(1) MC0B(2) MC0B(3)	-> 0001 : 8Mx32 DDR 128bit 1100 : 8Mx32 DDR 128bit 1011 : 8Mx32 DDR 64bit -> 0000 : 8Mx32 DDR 128bit CF
CRYSTAL(1:0)	MC0B(2) MC0B(6)	MC0B(2) MC0B(6)	01 : 14.318 MHz 10 : 27 MHz 11 : 19.2 MHz 00 : 13.5 MHz
TV_MODE(1:0)	MC0AD(7) MC0AD(10)	MC0AD(7) MC0AD(10)	00 : SECAM 01 : NTSC 10 : PAL 11 : CRT
PCL_DEV(1:0)	MC0B(4) MC0B(5) MC0B(3) MC0AH(5)	MC0B(4) MC0B(5) MC0B(3) MC0B(11)	0/0/1/6
ROM_TYPE(1:0)	MC0B(11:10)	MC0B(10) MC0B(9)	???
USER STRAP	MC0B(0) MC0B(1) MC0B(8) MC0B(9)	MC0AD(25)	LCD PANEL STRAP 1100 : 17" WIDE XGA (1440 x 900) 1100 : 17" WIDE SXGA+ (1680 x 1200)
GPIO(2:0)	Sheet 25	Sheet 25	Refer to Sheet 25

Test Options for GPIO should be updated.


MC0B(6)	MC0B(0)
R866	R867
R864	R869
64MB	128MB
STUFF	STUFF
X	X
STUFF	STUFF
X	X

0100 : 4Mx32 DDR 128bit (* 4 = 64MByte)
 Default--> 0001 : 8Mx32 DDR 256bit (* 4 = 128MByte)


Total Video Memory = 128MByte	Default
Total Video Memory = 64MByte	

7- 24


7. Schematic




7. Schematic




7. Schematic




7. Schematic



7. Schematic



7. Schematic




REV	DATE	BY	CHK	APP	DESCRIPTION
001	8/11/2005	HL	KL	PP	REV. W/P
002		SJ	Perk		DESIGN
003					DATE CHG

TITLE	SAMSUNG ELECTRONICS
PLYMOUTH MAIN CARBUS SOCKET/MEDIA CARD	REV. NO. BA11-00570A
August 11, 2005 3:52:13 PM	PAGE 33 OF 56


3711-004685	PCMCIA-6SP-MNT
MNT1	71
MNT2	72
MNT3	73
MNT4	74

3709-001238
PCMCIA FRAME - PBA-MAIN-TERAL


7. Schematic




7. Schematic



7. Schematic




7. Schematic



SAMSUNG PROPRIETARY
 THIS DOCUMENT CONTAINS CONFIDENTIAL SAMSUNG INFORMATION. IT IS THE PROPERTY OF SAMSUNG ELECTRONICS CO. S. PROPERTY. DO NOT DISCLOSE TO OR REPRODUCE FOR OTHERS EXCEPT AS AUTHORIZED BY SAMSUNG.

REV	DATE	BY	CHK	APPV	DATE	BY	CHK	APPV
1	8/11/2005	Duncan Park	HJ Kim	SJ Park	8/11/2005	HJ Kim	SJ Park	
TITLE		PL YMOOUTH MAIN		MTCOM		SAMSUNG ELECTRONICS		
PART NO.		BA11-00570A		PAGE		38 OF 56		

7. Schematic




REV	Duncan Park	DATE	8/11/2005	TITLE	PL MOUTH MAIN
DESIGNER	HJ Kim	REV	RR-R	PROJECT	LAN-BRDADCDM BCM5788M
APPROVAL	SJ Park	REV	1.1	DATE	August 11, 2005 3:52:13 PM
SCALE	DATE	DESIGNER	DATE	PROJECT	SCALE


REV	Duncan Park	DATE	8/11/2005	TITLE	PL MOUTH MAIN
DESIGNER	HJ Kim	REV	RR-R	PROJECT	LAN-BRDADCDM BCM5788M
APPROVAL	SJ Park	REV	1.1	DATE	August 11, 2005 3:52:13 PM
SCALE	DATE	DESIGNER	DATE	PROJECT	SCALE

SAMSUNG ELECTRONICS
Part No. BA41-00570A
PAGE 39 OF 56
August 11, 2005 3:52:13 PM
d:\users\mb_lee\6\ent\ar\plmouth\plmouth.pbg_0811


7. Schematic



7. Schematic




7. Schematic



REV	Durcan Park	DATE	8/11/2005	TITLE	SAMSUNG ELECTRONICS
DESIGN	H.J. Kim	REV	FR-R	PLYMOUTH MAIN	
ISSUED	S.J. Park	REV	1.1	MICOM & SWITCHED POWER	Part No. BA41-00570A
SCALE CODE		DATE	August 11, 2005 3:52:13 PM	PAGE	43 OF 56

d:\users\m061\cell\center7\plymouth\plymouth_PRR_0811

7. Schematic




REV	DATE	TITLE
Duncan Park	8/11/2005	PL YMOUTH MAIN CHARGER
DESIGN	BY: RP	
APPROVAL	BY: HJ K/ir	
SCALE	1:1	
DRW ONE	DATE	PLM
	August 11, 2005	3:52:13 PM
	PAGE	44 OF 56
		SAE: BA-11-00570A

SAMSUNG ELECTRONICS


d:/user/mb/10167/nent/ar/A/Unit7/Plumch/P8288T

CONF-29C-01519916-9-33 REV. 3


7. Schematic




7. Schematic




7. Schematic




7. Schematic




7. Schematic




7. Schematic



7. Schematic



7. Schematic




7. Schematic

2) Touchpad I/F Board


<p>SAMSUNG PROPRIETARY THIS DOCUMENT CONTAINS CONFIDENTIAL PROPRIETARY INFORMATION THAT IS NOT TO BE DISCLOSED TO OR REPRODUCED BY ANY OTHER PERSON WITHOUT THE EXPRESS WRITTEN PERMISSION OF SAMSUNG. EXCEPT AS AUTHORIZED BY SAMSUNG.</p>	<h1 style="margin: 0;">CICHLID-II</h1>	<p>CPU : Chip Set : Remarks :</p>																																										
<div style="border: 1px solid black; padding: 5px; width: fit-content; margin: 0 auto;"> <p>Model Name : TOUCHPAD I/F BOARD PBA Name : PCB Code : BA59-001543A Dev. Step : MP Revision : 1.3 T.R. Date : 2005.08.02</p> </div>																																												
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 33%;">DRAW</td> <td style="width: 33%;">CHECK</td> <td style="width: 33%;">APPROVAL</td> </tr> <tr> <td style="height: 40px;"></td> <td></td> <td></td> </tr> </table>			DRAW	CHECK	APPROVAL																																							
DRAW	CHECK	APPROVAL																																										
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 20%;">TSUN</td> <td style="width: 20%;">S. M. BAEK</td> <td style="width: 10%;">DATE</td> <td style="width: 10%;">8/27/2005</td> <td style="width: 20%;">TITLE</td> <td style="width: 20%;">CICHLID2 TOUCHPAD I/F BOARD</td> <td style="width: 10%;">SAMSUNG</td> </tr> <tr> <td>DRWK</td> <td>RYAN PARK</td> <td>REV. REF</td> <td>MP</td> <td>PART NO.</td> <td>BA59-001543A</td> <td>ELECTRONICS</td> </tr> <tr> <td>APPROVL</td> <td>H.S. KIM</td> <td>REV</td> <td>1.3</td> <td>DATE</td> <td>August 21, 2005 2:50:17 PM</td> <td>PAGE</td> </tr> <tr> <td>TOTAL CDS</td> <td></td> <td>DATE</td> <td></td> <td>REV</td> <td></td> <td>OF</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>1</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>2</td> </tr> </table> <p style="font-size: small; text-align: right;">D:\Anupr\des28\rent or/a ichl id2/e ichl id2/e ichl id2_e ichl id2_e.tbl\A touchpad-mp3</p>			TSUN	S. M. BAEK	DATE	8/27/2005	TITLE	CICHLID2 TOUCHPAD I/F BOARD	SAMSUNG	DRWK	RYAN PARK	REV. REF	MP	PART NO.	BA59-001543A	ELECTRONICS	APPROVL	H.S. KIM	REV	1.3	DATE	August 21, 2005 2:50:17 PM	PAGE	TOTAL CDS		DATE		REV		OF							1							2
TSUN	S. M. BAEK	DATE	8/27/2005	TITLE	CICHLID2 TOUCHPAD I/F BOARD	SAMSUNG																																						
DRWK	RYAN PARK	REV. REF	MP	PART NO.	BA59-001543A	ELECTRONICS																																						
APPROVL	H.S. KIM	REV	1.3	DATE	August 21, 2005 2:50:17 PM	PAGE																																						
TOTAL CDS		DATE		REV		OF																																						
						1																																						
						2																																						

7. Schematic




7. Schematic

3) VGA Board



7. Schematic



7. Schematic

4) Battery I/F Board

<p>SAMSUNG PROPRIETARY THIS DOCUMENT CONTAINS CONFIDENTIAL INFORMATION AND IS THE PROPERTY OF SAMSUNG ELECTRONICS CO. & PROPERTY. DO NOT DISCLOSE TO OR REPRODUCE FOR OTHERS EXCEPT AS AUTHORIZED BY SAMSUNG.</p>	<h1 style="margin: 0;">BATTERY I/F B'D</h1> <p style="margin: 10px 0 0 40px;">CPU : DOTHAN Chip Set : ALVISO Remarks :</p> <div style="border: 1px solid black; padding: 5px; margin: 10px auto; width: 80%;"> <p>Model Name : PLYMOUTH PBA Name : PCB Code : BA59-01656A Dev. Step : MP Revision : 1.0 T.R. Date : 2005.08.23</p> </div> <table border="1" style="width: 100%; margin-top: 10px; border-collapse: collapse;"> <thead> <tr> <th style="width: 30%;">DRAW</th> <th style="width: 30%;">CHECK</th> <th style="width: 40%;">APPROVAL</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">JH KWON</td> <td style="text-align: center;">HJ KIM</td> <td style="text-align: center;">SJ PARK</td> </tr> <tr> <td> </td> <td> </td> <td> </td> </tr> </tbody> </table>	DRAW	CHECK	APPROVAL	JH KWON	HJ KIM	SJ PARK				<p>The diagram shows a battery interface board with two connectors: J5 (Male connector to Battery) and J4 (Female connector to Mainboard). Both are labeled BAIT-CONN-SP. Two components, MT1 and MT3 (RMNT-244-50-1P), are shown with arrows pointing to the board.</p>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td>DESIGNER</td> <td>JH KWON</td> <td>DATE</td> <td>8/23/2005</td> </tr> <tr> <td>APPROVAL</td> <td>HJ KIM</td> <td>REV. NO.</td> <td>1P</td> </tr> <tr> <td>TABLE NO.</td> <td>SJ PARK</td> <td>REV.</td> <td>1.0</td> </tr> <tr> <td> </td> <td> </td> <td> </td> <td> </td> </tr> </table> <p style="text-align: center;">August 23, 2005 2:10:42 PM</p> <p style="text-align: right;">PAGE 3 OF 6</p>	DESIGNER	JH KWON	DATE	8/23/2005	APPROVAL	HJ KIM	REV. NO.	1P	TABLE NO.	SJ PARK	REV.	1.0				
DRAW	CHECK	APPROVAL																										
JH KWON	HJ KIM	SJ PARK																										
DESIGNER	JH KWON	DATE	8/23/2005																									
APPROVAL	HJ KIM	REV. NO.	1P																									
TABLE NO.	SJ PARK	REV.	1.0																									


d:\user\rd\1etf\mentor\plymouth_amb\PP1_0_V0A

7. Schematic

5) SVHS Board

<p style="font-size: 8px; margin: 0;"> SAMSUNG PROPRIETARY THIS DOCUMENT CONTAINS CONFIDENTIAL INFORMATION AND IS THE PROPERTY OF SAMSUNG ELECTRONICS CO.'S PROPERTY. DO NOT DISCLOSE TO OR IMPLICATE FOR OTHERS EXCEPT AS AUTHORIZED BY SAMSUNG. </p>	<h1 style="margin: 0;">SVHS B'D</h1> <p style="margin: 10px 0 0 0;"> CPU : DOTHAN Chip Set : ALVISO Remarks : </p> <div style="border: 1px solid black; padding: 5px; margin: 10px 0 0 0;"> <p> Model Name : PLYMOUTH PBA Name : PCB Code : BA59-01653A Dev. Step : MP Revision : 1.0 T.R. Date : 2005.08.23 </p> </div>	<table border="1" style="width: 100%; border-collapse: collapse; font-size: 8px;"> <tr> <td style="width: 15%;">DESIGNER</td> <td style="width: 15%;">JH KWON</td> <td style="width: 15%;">DATE</td> <td style="width: 15%;">8/23/2005</td> <td style="width: 15%;">TITLE</td> <td style="width: 20%;">PLYMOUTH SVHS BD</td> </tr> <tr> <td>APPROVAL</td> <td>HJ KIM</td> <td>REV</td> <td>MP</td> <td>COMP. NO.</td> <td>BA11-xxxxxxx</td> </tr> <tr> <td>TABLE NO.</td> <td>SJ PARK</td> <td>TRF NO.</td> <td>1.0</td> <td>DATE</td> <td>August 23, 2005 2:10:42 PM</td> </tr> <tr> <td colspan="4"></td> <td>PAGE</td> <td>4 OF 6</td> </tr> </table> <p style="font-size: 8px; margin-top: 5px;"> SAMSUNG ELECTRONICS d:\user\rob\table\mentor\plymouth_amb\PR1_0_VGA </p>	DESIGNER	JH KWON	DATE	8/23/2005	TITLE	PLYMOUTH SVHS BD	APPROVAL	HJ KIM	REV	MP	COMP. NO.	BA11-xxxxxxx	TABLE NO.	SJ PARK	TRF NO.	1.0	DATE	August 23, 2005 2:10:42 PM					PAGE	4 OF 6
DESIGNER	JH KWON	DATE	8/23/2005	TITLE	PLYMOUTH SVHS BD																					
APPROVAL	HJ KIM	REV	MP	COMP. NO.	BA11-xxxxxxx																					
TABLE NO.	SJ PARK	TRF NO.	1.0	DATE	August 23, 2005 2:10:42 PM																					
				PAGE	4 OF 6																					
		<table border="1" style="width: 100%; border-collapse: collapse; font-size: 8px;"> <thead> <tr> <th style="width: 30%;">DRAW</th> <th style="width: 30%;">CHECK</th> <th style="width: 40%;">APPROVAL</th> </tr> </thead> <tbody> <tr> <td style="text-align: center;">JH KWON</td> <td style="text-align: center;">HJ KIM</td> <td style="text-align: center;">SJ PARK</td> </tr> <tr> <td> </td> <td> </td> <td> </td> </tr> </tbody> </table>	DRAW	CHECK	APPROVAL	JH KWON	HJ KIM	SJ PARK																		
DRAW	CHECK	APPROVAL																								
JH KWON	HJ KIM	SJ PARK																								

7. Schematic




7. Schematic

6) TV Antenna Board

<p>SAMSUNG PROPRIETARY THIS DOCUMENT CONTAINS CONFIDENTIAL INFORMATION AND IS THE PROPERTY OF SAMSUNG ELECTRONICS CO. & PROSPECTIVE. IT IS TO BE KEPT STRICTLY CONFIDENTIAL AND NOT DISCLOSED TO OR REPRODUCED BY OTHERS WITHOUT THE WRITTEN AUTHORIZATION OF SAMSUNG ELECTRONICS CO.</p>	<h1 style="margin: 0;">TV ANTENNA B'D</h1>	<p>CPU : DOTHAN Chip Set : ALVISO Remarks :</p>	<p>Model Name : PLYMOUTH PBA Name : PCB Code : BA59-01654A Dev. Step : MP Revision : 1.0 T.R. Date : 2005.08.23</p>																								
<p style="text-align: center;">TV antenna connector</p>		<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">DRAW</td> <td style="width: 10%;">CHECK</td> <td style="width: 10%;">APPROVAL</td> </tr> <tr> <td style="text-align: center;">JH KWON</td> <td style="text-align: center;">HJ KIM</td> <td style="text-align: center;">SJ PARK</td> </tr> <tr> <td> </td> <td> </td> <td> </td> </tr> </table>		DRAW	CHECK	APPROVAL	JH KWON	HJ KIM	SJ PARK																		
DRAW	CHECK	APPROVAL																									
JH KWON	HJ KIM	SJ PARK																									
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 10%;">DESIGNER</td> <td style="width: 10%;">JH KWON</td> <td style="width: 10%;">DATE</td> <td style="width: 10%;">8/23/2005</td> <td style="width: 10%;">TITLE</td> <td style="width: 10%;">PLYMOUTH TV ANTENNA BD</td> <td style="width: 10%;">PART NO.</td> <td style="width: 10%;">SAMSUNG ELECTRONICS</td> </tr> <tr> <td>APPROVAL</td> <td>SJ PARK</td> <td>REV.</td> <td>1.0</td> <td>DATE</td> <td>August 23, 2005 2:10:12 PM</td> <td>PAGE</td> <td>6 OF 6</td> </tr> <tr> <td>TABLE CODE</td> <td> </td> <td> </td> <td> </td> <td> </td> <td> </td> <td> </td> <td> </td> </tr> </table> <p style="text-align: right; font-size: small;">d:\user\rd\table\mentor\plymouth_ant\pba\pba_3705</p>				DESIGNER	JH KWON	DATE	8/23/2005	TITLE	PLYMOUTH TV ANTENNA BD	PART NO.	SAMSUNG ELECTRONICS	APPROVAL	SJ PARK	REV.	1.0	DATE	August 23, 2005 2:10:12 PM	PAGE	6 OF 6	TABLE CODE							
DESIGNER	JH KWON	DATE	8/23/2005	TITLE	PLYMOUTH TV ANTENNA BD	PART NO.	SAMSUNG ELECTRONICS																				
APPROVAL	SJ PARK	REV.	1.0	DATE	August 23, 2005 2:10:12 PM	PAGE	6 OF 6																				
TABLE CODE																											

7. Schematic

7) IR Board




7. Schematic


8) Cradle Main Board

<p style="font-size: small; margin: 0;">SAMSUNG PROPRIETARY THIS DOCUMENT CONTAINS CONFIDENTIAL PROPRIETARY INFORMATION THAT IS NOT TO BE DISCLOSED OR REPRODUCED EXCEPT AS AUTHORIZED BY SAMSUNG.</p>	<h1 style="margin: 0;">Cradle Main</h1>	<p>CPU : Chip Set : MST6281LA-LF-165MHz Remarks :</p>	<div style="border: 1px solid black; padding: 5px;"> <p>Model Name : Cradle MAIN Board PBA Name : PCB Code : Dev. Step : PRR Revision : 1.0 T.R. Date : 2005.08.07.</p> </div>																																								
<h2 style="margin: 0;">Table of Contents</h2>		<p>Page. 1 ---- COVER Page. 2 ---- SCALER Page. 3 ---- LVDS CONN Page. 4 ---- SDRAM Page. 5 ---- MPU Page. 6 ---- INPUT Page. 7~8 ---- POWER</p>																																									
<table border="1" style="width: 100%; border-collapse: collapse; font-size: x-small;"> <tr> <td style="width: 10%;">DESIGNER</td> <td style="width: 15%;">Duncan Park</td> <td style="width: 10%;">DATE</td> <td style="width: 15%;">8/7/2005</td> <td style="width: 15%;">TITLE</td> <td style="width: 25%;">PLYMOUTH CRADLE MAIN</td> <td style="width: 10%;">SAMSUNG</td> </tr> <tr> <td>CHECK</td> <td>HJ Kim</td> <td>REV. #</td> <td>PRR</td> <td></td> <td>MAIN</td> <td>ELECTRONICS</td> </tr> <tr> <td>APPROVAL</td> <td>SJ Park</td> <td>REV.</td> <td>1.0</td> <td></td> <td>COVER</td> <td>PART NO. BAS2-03886G</td> </tr> <tr> <td>TABLE USE</td> <td></td> <td>DATE</td> <td></td> <td></td> <td></td> <td></td> </tr> </table>		DESIGNER	Duncan Park	DATE	8/7/2005	TITLE	PLYMOUTH CRADLE MAIN	SAMSUNG	CHECK	HJ Kim	REV. #	PRR		MAIN	ELECTRONICS	APPROVAL	SJ Park	REV.	1.0		COVER	PART NO. BAS2-03886G	TABLE USE		DATE					<table border="1" style="width: 100%; border-collapse: collapse; font-size: x-small;"> <tr> <td style="width: 10%;">DRAW</td> <td style="width: 15%;">Duncan Park</td> <td style="width: 10%;">CHECK</td> <td style="width: 15%;">HJ KIM</td> <td style="width: 15%;">APPROVAL</td> <td style="width: 15%;">SJ Park</td> </tr> <tr> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> </tr> </table>		DRAW	Duncan Park	CHECK	HJ KIM	APPROVAL	SJ Park						
DESIGNER	Duncan Park	DATE	8/7/2005	TITLE	PLYMOUTH CRADLE MAIN	SAMSUNG																																					
CHECK	HJ Kim	REV. #	PRR		MAIN	ELECTRONICS																																					
APPROVAL	SJ Park	REV.	1.0		COVER	PART NO. BAS2-03886G																																					
TABLE USE		DATE																																									
DRAW	Duncan Park	CHECK	HJ KIM	APPROVAL	SJ Park																																						
<p style="font-size: x-small; margin: 0;">d:/users/amb27/mtcr/p/plymouth/cradle.dsf</p>		<p style="font-size: x-small; margin: 0;">August 7, 2005 1:08:03 PM PAGE 1 OF 8</p>																																									


7. Schematic



7. Schematic




7. Schematic



REV	DATE	BY	CHK	APP	DESCRIPTION
001	8/7/2005	HJK	WFP	PRR	DRAPHIC MEMORY & D-CAP
002		SJ	Perk	1.0	
003					
004					
005					


REV	DATE	BY	CHK	APP	DESCRIPTION
001	8/7/2005	HJK	WFP	PRR	DRAPHIC MEMORY & D-CAP
002		SJ	Perk	1.0	
003					
004					
005					

7. Schematic




C:\Users\dml27\PrintServer\at\unit1\plymouth_cradle_main MCU

7. Schematic



7. Schematic



7. Schematic

9) Cradle Switch Board

