

## 7. Circuit Diagram

# SEDONA

CPU : Intel Y onah667  
 Chip Set : Intel Calistoga & ICH7-M  
 Remarks : Mobility Platform

Model Name : SEDONA  
 PBA Name : MAIN  
 PCB Code : BA41-####A  
 Dev. Step : PR  
 Revision : 0.81  
 T.R. Date : 2005/10/05

DRAW	CHECK	APPROVAL

Owner : SE C Mobile R & D Signature : X

### Table of Contents

- Sheet 1. COVER
- Sheet 2 - 7. DIAGRAM (Block/Power) & ANNOTATIONS
- Sheet 8. CLOCK GENERATOR
- Sheet 9 - 11. YONAH667 / MERMOM CPU(TBD)
- Sheet 12. THERMAL SENSOR / FAN CONTROL
- Sheet 13 - 17. CALISTOGA-GMCH
- Sheet 18. DDR II SODIMM
- Sheet 19. DDR TERMINATION
- Sheet 20 - 23. ICH7-M
- Sheet 24. FWH
- Sheet 25. ATI M56-P GRAPHIC CONTROLLER
- Sheet 29 - 30. VIDEO MEMORY
- Sheet 31. VIDEO S.S / T.S / LD CONN.
- Sheet 32. DVI CONTROLLER
- Sheet 33 - 34. CRT & SWITCH
- Sheet 35 - 36. CARDBUS / 1394 / MEDIA CARD
- Sheet 37. EXPRESS CARD
- Sheet 38. MINE PCI EXPRESS & DMB
- Sheet 39. AUDIO CODEC(AD1986A)
- Sheet 40. AUDIO AGC / AMP
- Sheet 41. AUDIO WOPER & AUDIO CONNECTOR
- Sheet 42. HDD & ODD CONNECTOR & REMOTE CNTR
- Sheet 43. MICOM
- Sheet 44 - 45. LAN(Intel 82573EZ)
- Sheet 46. MDC MODEM / USB0 / LAN CONN.
- Sheet 47. B'D TO B'D Connector
- Sheet 48. CHARGER
- Sheet 49. P1.5V\_AUX, VCCP
- Sheet 50. MAIN DDR2 POWER
- Sheet 51. CPU VRM(VCC\_CORE)
- Sheet 52. SWITCHED POWER
- Sheet 53. P3.3V\_ALWS & P5.0V\_AUX
- Sheet 54. GRAPHIC CORE POWER / P1.2V / P2.5V
- Sheet 55. HDD PARK, TPM, MOUNT HOLE
- Sheet 56. DOCKING CONNECTOR, SUPER I/O
- Sheet 57. USB BOARD

## 7. Circuit Diagram

### SCHEMATIC ANNOTATIONS AND BOARD INFORMATION

# TBD

#### PCI Devices

Devices	IDSEL#	REG/INT#	Interrupts
Cardbus	ADD5	0	A, B, C
LAN	ADD1	3	DE
Mini-PCI SLOT1	ADD3	2	GE, A, B, C, D
USB	ADD20 (Internal)	-	USB2.0 #1: D
			USB2.0 #2: C
Hub to PCI	ADD0 (Internal)	-	B
Internal MAC	ADD2 (Internal)	-	E
AC Link	ADD4 (Internal)	-	B

#### Voltage Rails

VDC / CORE / VTT	Primary DC System power supply (7 to 23V) Core voltage for DOHANI (1.306V-1.068V) MCHM Core Voltage
P0.9V	0.9V switched power rail (off in 3-3-55)
P1.2V	1.2V switched power rail (off in 3-3-55)
P1.5V	1.5V switched power rail (off in 3-3-55)
P1.8V_AUX	1.8V switched power rail (off in 3-3-55)
P1.8V_AUX	1.8V power rail (off in 5-4-55)
P2.5V	2.5V switched power rail (off in 3-3-55)
MICOM_P3V	3.3V always on power rail for MICOM
P3.3V_AUX	3.3V switched power rail (off in 3-3-55)
P3.3V_DTV	3.3V power rail (off in 5-4-55)
P5V_AUX	5.0V switched power rail (off in 3-3-55)
P3.3V_ALIMS	3.3V power rail (Always On)
P2.5V_ALIMS	2.5V power rail (Always On)
P1.2V_ALIMS	1.2V power rail (Always On)

#### I C / SMB Address

Devices	Address	Hex	Bus
IC#7	Master	9Ch	SMBUS Master
EMC 6N300(CPU Thermal Sensor)	1001 110X	02h	Thermal Sensor
AD9850	1010 001X	A2h	
SODIMM1	1010 001X	D2h	
CK-408 (Clock Generator)	1101 00 1x	-	Clock Unused/ Clock Output Disable

#### USB PORT Assign

PORT NUMBER	ASSIGNED TO
0	SYSTEM PORT A
1,2	SYSTEM PORT B
3	SYSTEM PORT C
4	PORT REPAIR
5	MINI/CEVRESSES FINGER PRINT
6	EXPRESS CARD
7	

#### System Power States

CHP3\_SLP#S1\* S1.3 Power-on-On-4 suspend (POS). In this state, all clocks (except the 32.768KHz clock) are stopped. The system context is maintained in system DRAM. Power is maintained to PCI, the CPU, memory controller, memory, and all other critical subsystems. Note that this state does not preclude power being removed from non-essential devices, such as disk drives. During this state, CPU can be selected for other Deep Sleep or Deeper Sleep.

CHP3\_SLP#S3\* S3. Suspend-On-4 suspend (SOS). In this state, to reduce the leakage power, memory is retained, and refreshes continue. All clocks stop except RTC clock. The system context is maintained in system DRAM, but power is shut off to non-critical circuits.

CHP3\_SLP#S4\* S4. Suspend-On-4 suspend (SOS). The system context is maintained in system DRAM, but power is shut off to non-critical circuits.

CHP3\_SLP#S5\* S5. Soft Off (SOF). System context is not maintained. All power is shut off except for the logic required to restart. A full boot is required when waking.

#### Crystal / Oscillator

TYPE	FREQUENCY	DEVICE	USAGE
Crystal	32.768KHz	IC#7 M	Real Time Clock
Crystal	10MHz	MICOM	HD64F21692760
Crystal	14.318MHz	CLOCK-Generator	CK-K410M
Crystal	24.576MHz	Cardbus Controller	1384
Crystal	27MHz	VIDEO	HD64F21692760
Crystal	24.576MHz (TBD)	HD Audio	HD64F21692760


#### CPU Core Voltage Table (MMP-6)

VID(60)	Active Mode		Active/Deeper Sleep Dual Mode Region		Deeper Sleep/Extended Deeper Sleep Dual Mode Region	
	Voltage	VID(60)	Voltage	VID(60)	Voltage	VID(60)
0	1.9000V	0	1.1000V	1	0.8975V	1
0	1.8875V	0	0.8975V	1	0.8975V	1
0	1.8750V	0	0.8975V	1	0.8975V	1
0	1.8625V	0	0.8975V	1	0.8975V	1
0	1.8500V	0	0.8975V	1	0.8975V	1
0	1.8375V	0	0.8975V	1	0.8975V	1
0	1.8250V	0	0.8975V	1	0.8975V	1
0	1.8125V	0	0.8975V	1	0.8975V	1
0	1.8000V	0	0.8975V	1	0.8975V	1
0	1.7875V	0	0.8975V	1	0.8975V	1
0	1.7750V	0	0.8975V	1	0.8975V	1
0	1.7625V	0	0.8975V	1	0.8975V	1
0	1.7500V	0	0.8975V	1	0.8975V	1
0	1.7375V	0	0.8975V	1	0.8975V	1
0	1.7250V	0	0.8975V	1	0.8975V	1
0	1.7125V	0	0.8975V	1	0.8975V	1
0	1.7000V	0	0.8975V	1	0.8975V	1
0	1.6875V	0	0.8975V	1	0.8975V	1
0	1.6750V	0	0.8975V	1	0.8975V	1
0	1.6625V	0	0.8975V	1	0.8975V	1
0	1.6500V	0	0.8975V	1	0.8975V	1
0	1.6375V	0	0.8975V	1	0.8975V	1
0	1.6250V	0	0.8975V	1	0.8975V	1
0	1.6125V	0	0.8975V	1	0.8975V	1
0	1.6000V	0	0.8975V	1	0.8975V	1
0	1.5875V	0	0.8975V	1	0.8975V	1
0	1.5750V	0	0.8975V	1	0.8975V	1
0	1.5625V	0	0.8975V	1	0.8975V	1
0	1.5500V	0	0.8975V	1	0.8975V	1
0	1.5375V	0	0.8975V	1	0.8975V	1
0	1.5250V	0	0.8975V	1	0.8975V	1
0	1.5125V	0	0.8975V	1	0.8975V	1
0	1.5000V	0	0.8975V	1	0.8975V	1
1	1.4875V	1	0.8975V	1	0.8975V	1
1	1.4750V	1	0.8975V	1	0.8975V	1
1	1.4625V	1	0.8975V	1	0.8975V	1
1	1.4500V	1	0.8975V	1	0.8975V	1
1	1.4375V	1	0.8975V	1	0.8975V	1
1	1.4250V	1	0.8975V	1	0.8975V	1
1	1.4125V	1	0.8975V	1	0.8975V	1
1	1.4000V	1	0.8975V	1	0.8975V	1
1	1.3875V	1	0.8975V	1	0.8975V	1
1	1.3750V	1	0.8975V	1	0.8975V	1
1	1.3625V	1	0.8975V	1	0.8975V	1
1	1.3500V	1	0.8975V	1	0.8975V	1
1	1.3375V	1	0.8975V	1	0.8975V	1
1	1.3250V	1	0.8975V	1	0.8975V	1
1	1.3125V	1	0.8975V	1	0.8975V	1
1	1.3000V	1	0.8975V	1	0.8975V	1
1	1.2875V	1	0.8975V	1	0.8975V	1
1	1.2750V	1	0.8975V	1	0.8975V	1
1	1.2625V	1	0.8975V	1	0.8975V	1
1	1.2500V	1	0.8975V	1	0.8975V	1
1	1.2375V	1	0.8975V	1	0.8975V	1
1	1.2250V	1	0.8975V	1	0.8975V	1
1	1.2125V	1	0.8975V	1	0.8975V	1
1	1.2000V	1	0.8975V	1	0.8975V	1
1	1.1875V	1	0.8975V	1	0.8975V	1
1	1.1750V	1	0.8975V	1	0.8975V	1
1	1.1625V	1	0.8975V	1	0.8975V	1
1	1.1500V	1	0.8975V	1	0.8975V	1
1	1.1375V	1	0.8975V	1	0.8975V	1
1	1.1250V	1	0.8975V	1	0.8975V	1
1	1.1125V	1	0.8975V	1	0.8975V	1
1	1.1000V	1	0.8975V	1	0.8975V	1
1	1.0875V	1	0.8975V	1	0.8975V	1
1	1.0750V	1	0.8975V	1	0.8975V	1
1	1.0625V	1	0.8975V	1	0.8975V	1
1	1.0500V	1	0.8975V	1	0.8975V	1
1	1.0375V	1	0.8975V	1	0.8975V	1
1	1.0250V	1	0.8975V	1	0.8975V	1
1	1.0125V	1	0.8975V	1	0.8975V	1
1	1.0000V	1	0.8975V	1	0.8975V	1


\*Total Processor (2.33 GHz / 800 MHz - TBD)

\*VID(60) : 0V power good asserted.

## 7. Circuit Diagram




## 7. Circuit Diagram








## 7. Circuit Diagram








## 7. Circuit Diagram






## 7. Circuit Diagram




## 7. Circuit Diagram






## 7. Circuit Diagram




## 7. Circuit Diagram








### 7. Circuit Diagram






## 7. Circuit Diagram








## 7. Circuit Diagram



### 7. Circuit Diagram




## 7. Circuit Diagram




STRAP	PIN	DESCRIPTION	DEFAULT
TX_DRVEN_STRB	GPIO0	Transmitter Power Staging Enable 0-50% TX output swing 1- Full TX output swing	0 (Internal pull-down)
TX_DEMUR_EN	GPIO1	Transmitter De-emphasis Enable 0-TX De-emphasis disabled 1-TX De-emphasis enabled	0 (Internal pull-down)
DBGUG_ACCESS	GPIO4	Strap to set the debug mode to bring out DBGUG signals even if registers are inaccessible.	0 (Internal pull-down)
ROMIDCEGB01	GPIO(9 13 11)	From ROM attached, connect chip ID <sub>0</sub> to ROM attached. also defines device ID and from ROM attached. GPIO(9 13 11) identifies ROM types: GPIO(9 13 11) = 00: 128M AP - SIZE = 00 001x - No ROM, MEM.MP - SIZE = 01 010x - No ROM, MEM.MP - SIZE = 10 011x - No ROM, MEM.MP - SIZE = 11 1001 - 1M5 emulAT (458011 ROM) (Amul) 1010 - 1M5 emulAT (458011 ROM) (Amul) 1101 - 1M5 emulAT (458011 ROM) (S57) 1110 - 1M5 emulAT (458011 ROM) (S57) 1111 - 1M5 emulAT (458011 ROM) (S57) 312K SerialV458012 ROM (W/brand) 312K SerialV458012 ROM (W/brand) 312K SerialV458012 ROM (S57) 1111 - 1M5 emulAT (458011 ROM) (S57)	0 (Internal pull-down)
VIP_DRVCE	V5VNC	Indicates whether or not VIP hardware device is present. 0 - Slave VIP hardware device is present 1 - No slave VIP hardware device present Note: The readback of the strap is the inverted with respect to the value on the pin.	0 (Internal pull-down)
PWNC_C0(GP2)	PWNC_C0(GP2)	Program power for the without power regulators. Should be non-functional for all three signals. Weak pull-up (e.g. 100kOhm) is needed to be provided on the pins when applicable to M56C57. Only applicable to M56C57.	0
Reserved	PRCIE_TEST	ATI internal use only. Other logic must not affect this signal during R.ESET.	0
Reserved	H5VNC	ATI internal use only. Other logic must not affect this signal during R.ESET.	0
Reserved	H5ZVNC	ATI internal use only. Other logic must not affect this signal during R.ESET.	0
Reserved	GPIO (6:5)	ATI internal use only. Other logic must not affect this signal during R.ESET.	0
Reserved	GPIO (8)	ATI internal use only. Other logic must not affect this signal during R.ESET.	0

### 7. Circuit Diagram






## 7. Circuit Diagram




## 7. Circuit Diagram






## 7. Circuit Diagram




### 7. Circuit Diagram






## 7. Circuit Diagram




### 7. Circuit Diagram








## 7. Circuit Diagram






## 7. Circuit Diagram




## 7. Circuit Diagram





## 7. Circuit Diagram











## 7. Circuit Diagram






### 7. Circuit Diagram



P1.5V & VCCP (1.05V)


## 7. Circuit Diagram




DDR2 Power



## 7. Circuit Diagram



### 7. Circuit Diagram












## 7. Circuit Diagram



USB BOARD



## 7. Circuit Diagram

