

KSWAA/KTWAA

Liverpool 10M/10MG

Sunderland 10M/10MG


LA-4982P REV 1.0 Schematic

Intel Penryn/ Cantiga/ ICH9M
2009-07-27 Rev. 1.0

Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i>	
Issued Date	2009/07/22	Deciphered Date	2012/07/22	Title	SCHMATIC MB A4982
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	401791
				Date	Wednesday, December 30, 2009
				Sheet	1 of 45

Compal Confidential

Model Name : KSWAA/KTWAA
File Name : LA-4981P



- USB/B page 25
- Power/B page 26
- ODD/B for 17" page 25
- FP/B for 17" page 25

- RTC CKT. page 21
- DC/DC Interface CKT. page 35
- Power Circuit DC/DC page 36, 37, 38, 39, 40, 41, 42

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/07/22	Deciphered Date	2012/07/22	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev B
				401791	
Date: Wednesday, December 30, 2009				Sheet	2 of 45

Voltage Rails

Power Plane	Description	S1	S3	S5	G3
VIN	Adapter power supply (19V)	ON	ON	ON	OFF
B+	AC or battery power rail for power circuit.	ON	ON	ON	ON
+CPU_CORE	Core voltage for CPU	ON	OFF	OFF	OFF
+0.75VS	0.75V switched power rail for DDR terminator	ON	OFF	OFF	OFF
+1.05VS	1.05V switched power rail	ON	OFF	OFF	OFF
+1.5VS	1.5V switched power rail	ON	OFF	OFF	OFF
+1.8V	1.8V power rail for DDR	ON	ON	OFF	OFF
+1.8VS	1.8V power rail for VRAM	ON	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON	OFF
+3VL	3.3V always on power rail	ON	ON	ON	ON
+3V_SB	3.3V power rail for LAN	ON	ON	OFF	OFF
+3V_LAN	3.3V power rail for LAN	ON	ON	OFF	OFF
+3VS	3.3V switched power rail	ON	OFF	OFF	OFF
+3VS_HDP	3.3V power rail for G-sensor	ON	OFF	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON	OFF
+5VL	5V always on power rail	ON	ON	ON	ON
+5V_SB	5V power rail for SB	ON	ON	OFF	OFF
+5VS	5V switched power rail	ON	OFF	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON	OFF
+RTCVC	RTC power	ON	ON	ON	ON

STATE	SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#		
Full ON		HIGH	HIGH	HIGH	HIGH		
S1 (Power On Suspend)		LOW	HIGH	HIGH	HIGH		
S3 (Suspend to RAM)		LOW	LOW	HIGH	HIGH		
S4 (Suspend to Disk)		LOW	LOW	LOW	HIGH		
S5 (Soft OFF)		LOW	LOW	LOW	LOW		
G3		LOW	LOW	LOW	LOW		

BTO Option Table

Function	Express Card/ PCMCIA	Bluetooth	RJ11	Camera	3D Sensor	
description	(E)	(A)	(B)	(R)	(X)	(S)
explain	Express Card	PCMCIA	Bluetooth	MDC	Camera	3D Sensor
BTO	NEW@	PCM@	BT@	MDC@	CAM@	GSENSOR@

Function	HDMI			
description	(Y)			
explain	Intel(UMA)	ATI VGA/B	COMMON	
BTO	IHDMI@	NIHDMI@	HDMI@	H@

External PCI Devices

DEVICE	PCI DEVICE ID	IDSEL#	REQ/GNT#	PIRQ
CARD BUS	D4	AD20	1	A/B

EC SM Bus1 address



EC SM Bus2 address

Power	Device	Address	Power	Device	Address
+5VL	EC KB926 D2		+3VS	EC KB926 D2	
+5VL	Smart Battery	0001 011X b	+3VS	CPU THM Sen	1001 101Xb
+5VL	HDMI-CEC	0011 010x b	+3VS	SMSC SMC1402	1001 100Xb
			+3VS	VGA THM Sen	
				ADM1032ARMZ	
				VGA on die	1001 111Xb
				thermal sensor	(No used)


ICH9M SM Bus address

Power	Device	Address
+3V_SB	ICH9M	
+3VS	Clock Generator (SLG8SP556V)	1101 001Xb
+3VS	DDR DIMM0	1001 000Xb
+3VS	DDR DIMM1	1001 010Xb
+3VS	Express Card	

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/07/22	Deciphered Date	2012/07/22	Title
				SCHEMATIC MB A4982
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number
				401791
Date	Wednesday, December 30, 2009	Sheet	3	of 45





FAN Control Circuit



**H_THERMDA, H_THERMDC routing together,
Trace width / Spacing = 10 / 10 mil**



**PROCHOT# PU: 680hm near CPU and MVP6.
560hm near CPU if no used.**

Reserve for debug close to South Bridge




Reserve for debug close to CPU

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/07/22	Deciphered Date	2012/07/22	Title	SCHEMATIC MB A4982
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	401791		Rev	B
Date	Wednesday, December 30, 2009	Sheet	4	of	45




Resistor placed within 0.5" of CPU pin. Trace should be at least 25 mils away from any other toggling signal. COMP[0,2] trace width is 18 mils. COMP[1,3] trace width is 4 mils.




layout note: Please use "Daisy Chain" to layout and the signal (H_DPRSTP#) is routed from ICH9 to power IC, then to NB and CPU

layout note: Route TEST3 & TEST5 traces on ground referenced layer to the TPs

CPU_BSEL	CPU_BSEL2	CPU_BSEL1	CPU_BSEL0
166	0	1	1
200	0	1	0
266	0	0	0








Reserve for debug close to CPU








Near CPU CORE regulator

ESR <= 1.5m ohm
Capacitor > 1980uF





Mid Frequency Decoupling



Length match within 25 mils.
The trace width/space/other is 14/7/25.



Security Classification	Compal Secret Data		Title	
Issued Date	2009/07/22	Deciphered Date	2012/07/22	SCHEMATIC MB A4982
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number 401791
Date	Wednesday, December 30, 2009	Sheet	6	of 45




Security Classification		Compal Secret Data		Title	
Issued Date	2009/07/22	Deciphered Date	2012/07/22	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev B
				401791	
				Date: Wednesday, December 30, 2009	Sheet 7 of 45

Strap Pin Table

CFG[2:0]	011 = FSB667 010 = FSB800 000 = FSB1067
CFG5 Internal pull-up	0 = DMI x 2 1 = DMI x 4 *(Default)
CFG6 Internal pull-up	0 = iTPM Host Interface is enabled * can support disable by SW. 1 = iTPM Host Interface is Disabled *(Default)
CFG7 Internal pull-up	0 = Intel Management Engine Crypto Transport Layer Security (TLS) cipher suite with no confidentiality 1 = Intel Management Engine Crypto TLS cipher suite with confidentiality *(Default)
CFG9 Internal pull-up	0 = Lane Reversal Enable 1 = Normal Operation *(Default)
CFG10 Internal pull-up	0 = PCIe Loopback Enable 1 = Disable*(Default)
CFG[13:12] Internal pull-up	01 = All Z Mode Enabled 00 = Reserved 10 = XOR Mode Enabled 11 = Normal Operation*(Default)
CFG16 Internal pull-up	0 = Dynamic ODT Disabled 1 = Dynamic ODT Enabled *(Default)
CFG19 Internal pull-down	0 = Normal Operation 1 = DMI Lane Reversal Enable *(Default)
CFG20 Internal pull-down (PCIe/SDVO select)	0 = Only PCIe or [SDVO/DP/HDMI] is operational. * (Default) 1 = PCIe/[SDVO/DP/HDMI] are operating simu.



SDVO_CTRLDATA (Internal pull-down)	0 = SDVO interface disabled *(Default) 1 = SDVO interface enabled
DDPC_CTRLDATA (Internal pull-down)	0 = Digital display (iHDMI/DP) interface disabled 1 = Digital display (iHDMI/DP) interface enable*(Default)




CANTIGA_ES,FCBG6A1329
GM45R3@

Security Classification	Compal Secret Data	
Issued Date	2009/07/22	Deciphered Date
		2012/07/22

Compal Electronics, Inc.	
SCHEMATIC MB A4982	
Document Number	Rev B
401791	
Date:	Wednesday, December 30, 2009
Sheet	8 of 45


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.














CANTIGA ES_FCBGA1329
GM45R3@

CANTIGA ES_FCBGA1329
GM45R3@


Security Classification		Compal Secret Data		Title	
Issued Date	2009/07/22	Deciphered Date	2012/07/22	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401791	B
Date:	Wednesday, December 30, 2009	Sheet	9	of	45






L_DDC_DATA
 0 = LFP Disable *(Default)
 1 = LFP Card Present; PCIe disable



CANTIGA ES_FCBGA1329
GM45R3@





Security Classification		Compal Secret Data		Title	
Issued Date	2009/07/22	Deciphered Date	2012/07/22	SCHEMATIC MB A4982	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	401791		Rev	B
Date:	Wednesday, December 30, 2009	Sheet	10	of	45




Security Classification		Compal Secret Data		Title	
Issued Date	2009/07/22	Deciphered Date	2012/07/22	Schematic MB A4982	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev B
Date: Wednesday, December 30, 2009				Sheet	13 of 45

DDR3 SO-DIMM A REVERSE TYPE





Layout Note:
Place near JDDR1

Layout Note: Place these 4 Caps near Command and Control signals of DIMMA





Layout Note:
Place near JDDR1.203 & JDDR1.204




Security Classification		Compal Secret Data		Title	
Issued Date	2009/07/22	Deciphered Date	2012/07/22	SCHEMATIC MB A4982	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number	401791		Rev	B	
Date:	Wednesday, December 30, 2009	Sheet	14	of 45	

DDR3 SO-DIMM B REVERSE TYPE





Layout Note:
Place near JDDRH

Layout Note: Place these 4 Caps near Command and Control signals of DIMMB





Layout Note:
Place near JDDRH.203 & JDDRH.204






Security Classification		Compal Secret Data	
Issued Date	2009/07/22	Deciphered Date	2012/07/22
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.	
SCHEMATIC MB A4982	
Document Number	401791
Date:	Wednesday, December 30, 2009
Sheet	15 of 45


FSC	FSB	FSA	CPU	SRC	PCI	REF	DOT_96	USB	
CLKSEL2	CLKSEL1	CLKSEL0	MHz	MHz	MHz	MHz	MHz	MHz	
0	0	0	266	100	33.3	14.318	96.0	48.0	
0	0	1	133	100	33.3	14.318	96.0	48.0	
0	1	0	200	100	33.3	14.318	96.0	48.0	
0	1	1	166	100	33.3	14.318	96.0	48.0	
1	0	0	333	100	33.3	14.318	96.0	48.0	
1	0	1	100	100	33.3	14.318	96.0	48.0	
1	1	0	400	100	33.3	14.318	96.0	48.0	
1	1	1	Reserved						






place 22ohm for damping resistor when loading is two device,



CLK_ICH	0 = SRC8/SRC8# (100MHz) 1 = ITP/ITP# (266MHz)
CLK_EC	0 = Enable DOT96 & SRC1 (UMA) 1 = Enable SRC0 & 27MHz (DIS)




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/07/22	Deciphered Date	2012/07/22	Title	SCHEMATIC MB A4982
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number	401791		Rev	B	
Date:	Wednesday, December 30, 2009	Sheet	16	of	45



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/07/22	Deciphered Date	2012/07/22	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
Date:	Wednesday, December 30, 2009	Sheet	17	401791	Rev B
				401791	17 of 45

LCD/PANEL BD. Conn.


please link to VGA Conn. then link to LVDS Conn.












VGA side	LVDS conn.	Component	Value	Unit	Side
17 LCD_TXOUT0+	LCD TXOUT0+	GM@	0.0402 5%	2	UMA_LCD_TXOUT0+ 10
17 LCD_TXOUT0-	LCD TXOUT0-	GM@	0.0402 5%	2	UMA_LCD_TXOUT0- 10
17 LCD_TXOUT1+	LCD TXOUT1+	GM@	0.0402 5%	2	UMA_LCD_TXOUT1+ 10
17 LCD_TXOUT1-	LCD TXOUT1-	GM@	0.0402 5%	2	UMA_LCD_TXOUT1- 10
17 LCD_TXOUT2+	LCD TXOUT2+	GM@	0.0402 5%	2	UMA_LCD_TXOUT2+ 10
17 LCD_TXOUT2-	LCD TXOUT2-	GM@	0.0402 5%	2	UMA_LCD_TXOUT2- 10
17 LCD_TXCLK+	LCD TXCLK+	GM@	0.0402 5%	2	UMA_LCD_TXCLK+ 10
17 LCD_TXCLK-	LCD TXCLK-	GM@	0.0402 5%	2	UMA_LCD_TXCLK- 10
17 LCD_TZOUT0+	LCD TZOUT0+	GM@	0.0402 5%	2	UMA_LCD_TZOUT0+ 10
17 LCD_TZOUT0-	LCD TZOUT0-	GM@	0.0402 5%	2	UMA_LCD_TZOUT0- 10
17 LCD_TZOUT1+	LCD TZOUT1+	GM@	0.0402 5%	2	UMA_LCD_TZOUT1+ 10
17 LCD_TZOUT1-	LCD TZOUT1-	GM@	0.0402 5%	2	UMA_LCD_TZOUT1- 10
17 LCD_TZOUT2+	LCD TZOUT2+	GM@	0.0402 5%	2	UMA_LCD_TZOUT2+ 10
17 LCD_TZOUT2-	LCD TZOUT2-	GM@	0.0402 5%	2	UMA_LCD_TZOUT2- 10
17 LCD_TZCLK+	LCD TZCLK+	GM@	0.0402 5%	2	UMA_LCD_TZCLK+ 10
17 LCD_TZCLK-	LCD TZCLK-	GM@	0.0402 5%	2	UMA_LCD_TZCLK- 10
17 LCD_EDID_CLK	LCD EDID_CLK	GM@	0.0402 5%	2	UMA_LCD_EDID_CLK 10
17 LCD_EDID_DATA	LCD EDID_DATA	GM@	0.0402 5%	2	UMA_LCD_EDID_DATA 10

Security Classification		Compal Secret Data		Title	
Issued Date	2009/07/22	Deciphered Date	2012/07/22	SCHEMATIC MB A4982	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number				Rev B	
401791				Date: Wednesday, December 30, 2009	
Sheet				18 of 45	


CRT CONNECTOR




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/07/22	Deciphered Date	2012/07/22	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev B
				401791	
Date:	Wednesday, December 30, 2009	Sheet	19	of	45




HDMI Connector




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/07/22	Deciphered Date	2012/07/22	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev B
				401791	
Date:	Wednesday, December 30, 2009	Sheet	20	of	45






For Express Card




For LAN






For WLAN



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/07/22	Deciphered Date	2012/07/22	Title	SCHEMATIC MB A4982
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	401791		Rev	B
Date:	Wednesday, December 30, 2009	Sheet	21	of	45



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/07/22	Deciphered Date	2012/07/22	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev B
				401791	
Date:	Wednesday, December 30, 2009	Sheet	22	of	45




iTPM Physical Presence

CLGPIO5	Assert = iTPM Physical Presence Enable De-assert = iTPM disable
Mobil Platform	**Only used in iAMT w/ME Firmware
GPIO57	Desktop Platform used only

SUS_PWR_ACK	Mobile Platform used only
GPIO10	Desktop Platform used only

ICH9M Strap Pin



Internal TPM Strap (Internal pull-down)

SPLI_MOSI	Low= Disable High= iTPM enable by MCH strap*
-----------	---

No Reboot Strap (Internal pull-up)


SB_SPKR	Low= *Default High= "No Reboot"
---------	------------------------------------

Boot BIOS Strap (Internal pull-up)

PCI_GNT#0	SPLI_CS#1	Boot BIOS Location
0	0	RESERVED
0	1	SPI
1	0	PCI
1	1	LPC* (Default)

A16 Swap Override Strap

PCI_GNT#3	Low= A16 swap override Enable High= Default* (Internal pull-up)
-----------	--



Internal VR Enable Strap (Internal VR for VccSus1.05, VccSus1.5, VccCL1.5)

ICH_INTVRMEN	Low = Internal VR Disabled High = Internal VR Enabled(Default)
--------------	---

Flash Descriptor Security Override Strap

GPIO33	Low= Descriptor Security override High= Default* (Internal pull-up)
--------	--

ICH8M LAN100 SLP Strap (Internal VR for VccLAN1.05 and VccCL1.05)

ICH_LAN100_SLP	Low = Internal VR Disabled High = Internal VR Enabled(Default)
----------------	---


DMI Termination Voltage

GPIO49	Low= Desktop used High= Mobile* (Internal pull-up)
--------	---

XOR Chain Entrance Strap

ICH_TP3 (Internal pull-up)	HDA_SDOUT (Internal pull-down)	Description
0	0	RSVD
0	1	Enter XOR Chain
1	0	Normal Operation (Default)
1	1	Set PCIE port config bit 1

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/07/22	Deciphered Date	2012/07/22	Title	SCHEMATIC MB A4982
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number	401791		Rev	B	
Date:	Wednesday, December 30, 2009	Sheet	23	of	45





Symbol	S0	S3	S4/S5
VCCLAN1_05	VCC_1_05	VCCLAN_3	VCCLAN_3
VCCCL1_5	VCC_1_5_A	VCCCL_3	VCCCL_3
VCCCL05	VCC_1_05	VCCCL_3	VCCCL_3
VCCSUS1_5	VCC_1_5_A	VCCSUS_3	VCCSUS_3
VCCSUS05	VCC_1_05	VCCSUS_3	VCCSUS_3


Internal voltage regulators power these wells inside the ICH9 and current for this rail is accounted for in the sourcing voltage rail current requirements.

Security Classification		Compal Secret Data		Title	
Issued Date	2009/07/22	Deciphered Date	2012/07/22	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				401791	Rev B
Date:	Wednesday, December 30, 2009	Sheet	24 of 45		



SATA HDD Conn.





SATA ODD Conn






for 16" use for 17" expansion using



USB Board




eSATA/USB




Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		Schematic MB A4982	
2009/07/22		2012/07/22		401791	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date: Wednesday, December 30, 2009				Sheet 25 of 45	


BlueTooth Interface



MDC 1.5 Conn.




KEYBOARD CONN. for 17" KEYBOARD CONN. for 16"




please close to JKb1

KSO16	1	2
KSO17	2	2
KSO2	1	2
KSO1	1	2
KSO0	1	2
KSO4	1	2
KSO3	1	2
KSO5	1	2
KSO14	1	2
KSO6	1	2
KSO7	1	2
KSO13	1	2
KSO8	1	2
KSO9	1	2
KSO10	1	2
KSO11	1	2
KSO12	1	2
KSO15	1	2
KSI7	1	2
KSI2	1	2
KSI3	1	2
KSI4	1	2
KSI0	1	2
KSI5	1	2
KSI6	1	2
KSI1	1	2
KJB4	1	2
CAPS_LED#	1	2
NUM_LED#	1	2

Touch/B Connector







SW/B Connector



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/07/22	Deciphered Date	2012/07/22	Title	SCHEMATIC MB A4982
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Size	Document Number	401791		Rev	B
Date:	Wednesday, December 30, 2009	Sheet	26	of	45

PCIe Mini Card-WLAN/WiMax




Security Classification	Compal Secret Data	
Issued Date	2009/07/22	Deciphered Date
		2012/07/22


THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Title		Compal Electronics, Inc.	
Document Number		SCHEMATIC MB A4982	
Date:	Wednesday, December 30, 2009	Sheet	27 of 45


Codec




Audio regulator



Beep sound




Sense Pin	Impedance	Codec Signals	Function
SENSE A	39.2K	PORT-A (PIN 39, 41)	
	20K	PORT-B (PIN 21, 22)	Ext. MIC
	10K	PORT-C (PIN 23, 24)	
SENSE B	5.1K	PORT-D (PIN 35, 36)	SPK out
	39.2K	PORT-E (PIN 14, 15)	
	20K	PORT-F (PIN 16, 17)	Int. MIC
	10K	PORT-H (PIN 37)	
	5.1K	PORT-I (PIN 32, 33)	Headphone out




Security Classification		Compal Secret Data		Title	
Issued Date	2009/07/22	Deciphered Date	2012/07/22	SCHEMATIC MB A4982	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number				Rev B	
401791				Date: Wednesday, December 30, 2009	
Sheet 29				of 45	


TPA6017 Medium Range Amplifier




Volume Control




Ext. Mic




Int. Mic




Speaker Connector



HeadPhone/LINE Out JACK



Ext. MIC/LINE IN JACK






Security Classification	Compal Secret Data		Title
Issued Date	2009/07/22	Deciphered Date	2012/07/22
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			Compal Electronics, Inc. SCHEMATIC MB A4982 Document Number 401791 Date: Wednesday, December 30, 2009 Sheet 30 of 45

21 PCI_AD[0..31] PCI_AD[0..31]

21 PCI_CBE#[0..3] PCI_CBE#[0..3]

IDSEL SELECT POWER-ON-STRAPPING
(SEE NOTE & TABLE FOR OPTIONS)




VCC5# (124)	VPP_PGM (125)	IDSEL SELECT
0	0	AD18
0	1	*AD20
1	0	AD25
1	1	PIN F4

NOTE: IDSEL SELECTION!



THIS DEVICE UTILIZES A "SELECTABLE IDSEL" SCHEME. IDSEL CAN BE CONNECTED INTERNALLY TO ONE OF THREE PCI AD LINES OR EXTERNAL IDSEL SIGNAL.

22K TO 47K PULL-UP & PULL-DOWN RESISTORS ARE REQUIRED TO BE CONNECTED TO PINS 123 & 124 TO SELECT ONE OF THE 4 POSSIBLE IDSEL CONNECTIONS. THE TABLE BELOW SHOWS THE 4 POSSIBLE COMBINATIONS.


CONFIGURING IDSEL TO BE INTERNALLY CONNECTED ALLOWS FOR A FULL PARALLEL POWER MODE. IF AN EXTERNALLY CONNECTED IDSEL IS REQUIRED THEN AN INVERTER MUST BE CONNECTED TO VPP_PGM TO CREATE VPP_VCC.




PCMCIA Socket




22K TO 47K PULL-UPS MUST BE PLACED ON INTA#, PME#, SERRIQ# & CLKRUN#.



confirm that whether can be removed





MODE SEL
 V_F = 2.0V (typ), 2.4V (max)
 CR_LED#






3 in 1 Card Reader

confirm all pin define with connector spec.



R	C	USB AUTO DE-LINK	MS FORMATTER	Description
0	NC	YES		Recommended
NC	47P	YES	YES	
NC	NC			Compatible with RTS5158E
NC	680P	YES		LED ON
10K	180P			LED ON
10K	680P		YES	







Compal Electronics, Inc.

Schematic MB A4982



401791

Wednesday, December 30, 2009 | Sheet 33 of 45

SPI Flash (16Mb*1)




Lid SW




LPC Debug Port

Please place the PAD under DDR DIMM.





Security Classification	Compal Secret Data		Title	
Issued Date	2009/07/22	Deciphered Date	2012/07/22	SCHEMATIC MB A4982
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number 401791
Date: Wednesday, December 30, 2009				Rev B
Sheet 34 of 45				


Power Button



ISPD




POWER/SUSPEND LED



BATT CHARGE/FULL LED


$V_F = 1.9V$ (typ), $2.4V$ (max) for amber
 $V_F = 2.0V$ (typ), $2.4V$ (max) for green
 $I_F = 30mA$ (max)




WL&BT LED




HDD LED






Screw Hole




PCB Fedcal Mark PAD







Security Classification		Compal Secret Data		Title	
Issued Date		Deciphered Date		SCHEMATIC MB A4982	
2009/07/22		2012/07/22		401791	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev B
Date: Wednesday, December 30, 2009				Sheet	35 of 45



+3VALW TO +3V_LAN





+3VALW TO +3V_SB




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/07/22	Deciphered Date	2012/07/22	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				SCHEMATIC MB A4982	
Date: Wednesday, December 30, 2009				Sheet	36 of 45
Document Number				Rev	B
401791					


DC301001M80





Vin Detector
 High 18.384 17.901 17.430
 Low 17.728 17.257 16.976












RTC Battery




SP093MX0000




Precharge detector
 15.97V/14.84V FOR
 ADAPTOR





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/07/22	Deciphered Date	2012/07/22	Title	SCHEMATIC MB A4982
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number	401791	Rev	B	Date:	Wednesday, December 30, 2009
Sheet	37	of	45		




PH1 under CPU bottom side :
 CPU thermal protection at 92 degree C
 Recovery at 56 degree C



PH2 near main Battery CONN :
 BAT. thermal protection at 90 degree C
 Recovery at 53 degree C



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/07/22	Deciphered Date	2012/07/22	Title	SCHEMATIC MB A4982
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
				Document Number	401791
				Date:	Wednesday, December 30, 2009
				Sheet	38 of 45
				Rev	B




$I_{ada} = 0 \sim 4.737A (90W)$ $CP = 92\% * I_{ada}$; $CP = 4.36A$
 $I_{ada} = 0 \sim 3.947A (75W)$ $CP = 92\% * I_{ada}$; $CP = 3.63A$
 $I_{ada} = 0 \sim 3.42A (65W)$ $CP = 92\% * I_{ada}$; $CP = 3.147A$


CP mode
 $V_{aclim} = 0.736V (90W)$ $PR70 = 53.6k$ $PR49 = 0.015$
 $V_{aclim} = 1.08V (75W)$ $PR70 = 24.9k$ $PR49 = 0.02$
 $V_{aclim} = 1.08V (65W)$ $PR70 = 75k$ $PR49 = 0.02$

$CC = 0.25A \sim 3A$
 $I_{REF} = 1.016 * I_{charge}$
 $I_{REF} = 0.254V \sim 3.048V$
 V_{CHLIM} need over 95mV

$CHGVADJ = (V_{cell} - 4) / 0.10627$	
V _{cell}	CHGVADJ
4V	0V
4.2V	1.882V
4.35V	3.2935V

CELLS	VDD	GND	Float
CELL number	4	3	2







Ipeak=5A
 Imax=3.5A
 F=305KHz
 Total Capacitor 220u,
 ESR 15mohm

Ipeak=5A
 Imax=3.5A
 F=245KHz
 Total Capacitor 220u,
 ESR 15mohm


Security Classification		Compal Secret Data		Title	
Issued Date	2009/07/22	Deciphered Date	2012/07/22	SCHEMATIC MB A4982	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Document Number	Rev
				401791	B
Date:		Wednesday, December 30, 2009		Sheet	40 of 45



For Discrete





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/07/22	Deciphered Date	2012/07/22	Title	SCHEMATIC MB A4982
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Document Number	401791			Rev	B
Date:	Wednesday, December 30, 2009	Sheet	41	of	45




Ipeak=11A
 Imax=7.7A
 F=315KHz
 Total Capacitor 940u,
 ESR 4.286mohm

For UMA



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2009/07/22	Deciphered Date	2012/07/22	Title	SCHMATIC MB A4982
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RESEARCH AND DEVELOPMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.					
Date:	Wednesday, December 30, 2009	Sheet	42	of	45



Security Classification	Compal Secret Data		Title	
Issued Date	2009/07/22	Deciphered Date	2012/07/22	SCHEMATIC MB A4982
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				
Document Number	401791	Rev	B	
Date:	Wednesday, December 30, 2009	Sheet	43	of 45

NO DATE	PAGE	MODIFICATION LIST	PURPOSE
EVT	P42++CPU_CORE	change PU11 ISL6262 to ISL6266 Change PR145 6.81k to 8.25k Change PC112 470P to 270P Change PC114 220P to 100P Change PC116 1000P to 2200P Change PR155 255 to 100 Change PC118 0.018U to 330P Change PC119 0.018U to 330P Change PC120 0.018U to 0.01U Change upop component PC96 to PC97	change CPU_CORE IC modify the parameter for ISL6266
EVT	P40-1.05V/1.5V	Change PR97 13.7k to 14.7k	Modify trip resistor for ocp
EVT	P41-1.8VP/0.9VSP	Change PR112 15.4k to 18k	Modify trip resistor for ocp
EVT	P38-CHARGER	Add PC162 0.1U Add PR216 309k Add PR217 47k Add PD14 GLZ4.3B	Add detect adapter function
EVT	P38-CHARGER	Change PR49 0.02 to 0.015 Change PR70 24k to 53.6k Change PQ8,PQ9,PQ10,PQ42 FDS4435 to AO4407A Change PR69 2.2 to 0	Set CP for 90W(X6366051L02) For 90W(X6366051L02)
EVT	P38-CHARGER	Change PR70 24k to 24.9k	Set CP for 75W(X6366051L01)
DVT	P36-DCIN/DECTOR	Delete PD13 ENTRIP1 signal change to EN0 ENTRIP2 signal change to ACON Change PR23 34k to 10k Add @ lable to PR25 66.5k	Precharge detector circuit modify
DVT	P39-3VALWP/5VALWP	Add EN0 signal from PU6 pin 13	Precharge detector circuit modify
DVT	P38-CHARGER	Change PR70 24k to 75k	Set CP for 65W(X6366051L03)
DVT	P42++CPU_CORE	Add PC126,PC127,PC128,PC129 330PF Add PR134,PR146 4.7 ohm Add PC102,PC111 680PF Change PR140,PR144 0ohm to 2.2ohm	For EMI solution
DVT	P38-CHARGER	Change PR71 100k to 120k Change PL3 16U to 10U	Modify charging current for 12 cell
DVT	P42++CPU_CORE	Change PR145 8.25k to 11.3k	Modify switching frequency
PVT	P38-CHARGER	Change PL3 Part NO SH000003080 to SH162100M10	SH000003080 footprint is wrong
PVT	P36-DCIN/DECTOR	Change PU1 8 pin connect to N1	For precharge function
PVT	P38-CHARGER	Add PR166 10k Ohm	Modify ADP_V circuit(2009/02/18)
PVT	P38-CHARGER	Remove PD14	Modify ADP_V circuit(2009/02/18)
PVT	P38-CHARGER	Change PR74 18.2k to 15.4k	Change CHGVADJ voltage dividers value(2009/02/18)
PVT	P42++CPU_CORE	Change PC126,PC127,PC128,PC129 (SE068331K80) to (SE00000FD80)	Change temperature tolerance K(10%) to J(5%)(2009/02/23)
PREMP	P38-CHARGER	Add PR167 10_0603_5%	Add 10 Ohm to DCIN circuit(2009/03/12)
PREMP	P38-CHARGER	Add PL19 HCB4532KF-800T90_1812 and delete PJ12	Add bead on B+ node(2009/03/12)
PREMP	P39-3VALWP/5VALWP	Add PL20 HCB4532KF-800T90_1812 and delete PJ13	Add bead on B+ node(2009/03/12)
PREMP	P40-1.05V/1.5V	Add PL21 HCB4532KF-800T90_1812 and delete PJ14 Add PL22 HCB4532KF-800T90_1812 and delete PJ15	Add bead on B+ node(2009/03/12) Add bead on B+ node(2009/03/12)
PREMP	P41-1.8VP/0.9VSP	Add PL23 HCB4532KF-800T90_1812 and delete PJ16	Add bead on B+ node(2009/03/12)
PREMP	P39-3VALWP/5VALWP	Change PR79 19.6k to 19.1k	Modify 5V to 5.14V(2009/04/08)
PREMP	P38-CHARGER	Change PR65 100 to 47k	For CPU throttling setting(2009/04/08)
PREMP		Change PR82,PR83,PR94,PR102,PR110 SD014000080 (0 +-1% 0603) to SD013000080 (0 +-5% 0603)	Component not haven 0_+/-1%, change to 0_5%(2009/04/08)
PREMP	P42++CPU_CORE	Change PC126,PC127,PC128,PC129 (SE0000FD80) to (SE074331K80)	Change property NPO to X7R(2009/04/08)
PREMP	P41-1.05VSP/1.8VP	Change PR96 422 ohm to 100 ohm Change PC64 1U to 4.7U	Avoid 2nd source RT8209B can not power on(2009/07/27)
PREMP	P42-1.5VP/0.75VSP	Change PR111 422 ohm to 100 ohm Change PC82 1U to 4.7U	Avoid 2nd source RT8209B can not power on(2009/07/27)
PREMP	P42-1.5VP/0.75VSP	Change PR112 14.7k to 3.9k	Set 1.5V OCP to 13.25A(2009/07/27)
PREMP	P40-3VALWP/5VALWP	Change PC52, PC53 SF22001M200 to SF000001H00	SF22001M200 is forbids to use (2009/08/04)
PREMP	P41-1.05VSP/1.8VP	Change PC63, PC72 SF22001M200 to SF000001H00	SF22001M200 is forbids to use (2009/08/04)
PREMP	P42-1.5VP/0.75VSP	Change PC81 SF22001M200 to SF000001H00	SF22001M200 is forbids to use (2009/08/04)
MP	P42-1.5VP/0.75VP	Change High,Low side Mosfet and Choce. Add bead on B+ node	(2009/06/18)
MP	P38-BATTERY CONN / OTP	Change PR33 13.7k to 12.4k Change PR37 15.4k to 15.8k	Change resistor for OTP (2009/09/01)

Security Classification		Compal Secret Data		Title	
Issued Date	2009/07/22	Deciphered Date	2012/07/22	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				401791	Rev B
Date:	Wednesday, December 30, 2009		Sheet	44	of 45

PIR (Product Improve Record)

KSWAA LA-4982P SCHEMATIC CHANGE LIST
 REVISION CHANGE: 0.1 TO 1.0

NO DATE PAGE MODIFICATION LIST

PURPOSE

1 7/22 15 delete C604-C610,C643-C645
 2 7/24 35 change PCB P/N to DAZ07300200
 3 7/27 14 add CD45 and un-mount CD17,CD39 on DDR 1.5V

Change reference plane of control from VCC to GND
 For load BOM
 design change

Security Classification		Compal Secret Data		Title	
Issued Date	2009/07/22	Deciphered Date	2012/07/22	SCHEMATIC MB A4982	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.</small>				Document Number	Rev
				401791	B
Date:				Wednesday, December 30, 2009	Sheet 45 of 45