

F4066/34066




QUAD BILATERAL SWITCHES

DESCRIPTION — The F4066 has four independent bilateral analog switches (transmission gates). Each switch has two Input/Output Terminals (Y_n , Z_n) and an active HIGH Enable Input (E_n). A HIGH on the Enable Input establishes a low impedance bidirectional path between Y_n and Z_n (ON condition). A LOW on the Enable Input disables the switch; high impedance between Y_n and Z_n (OFF condition).

- DIGITAL OR ANALOG SIGNAL SWITCHING
- INDIVIDUAL ENABLE INPUTS (ACTIVE HIGH)

PIN NAMES

$E_0 - E_3$	Enable Inputs
$Y_0 - Y_3$	Input/Output Terminals
$Z_0 - Z_3$	Input/Output Terminals



FAIRCHILD INTEGRATED CIRCUIT • F4066/34066

CMOS • F4066/34066

DC CHARACTERISTICS: V_{DD} as shown, $V_{SS} = 0$ V (See Note 1)

SYMBOL	PARAMETER		LIMITS									UNITS	TEMP	TEST CONDITIONS
			$V_{DD} = 5$ V			$V_{DD} = 10$ V			$V_{DD} = 15$ V					
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
R_{ON}	ON Resistance	XC		190	900		100	450		80	250	Ω	MIN 25°C MAX	$R_L = 10$ k Ω $E_n = V_{DD}$ $V_{is} = V_{DD}$ to V_{SS}
			270	1000		120	500		80	280				
		XM		160	850		85	400		60	220	Ω	MIN 25°C MAX	$R_L = 10$ k Ω $E_n = V_{DD}$ $V_{is} = V_{DD}$ to V_{SS}
			270	1000		120	500		80	280				
			360	1150		190	550		145	320				
ΔR_{ON}	"Δ" ON Resistance Between Any Two Switches						10			5		Ω	25°C	$V_{is} = V_{DD}$ to V_{SS} $E_n = V_{DD}$ $R_L = 10$ k Ω
I_Z	OFF State Leakage Current, Any Y to Z							100			100	nA	25°C	$V_{is} = V_{DD}$ or V_{SS} $E_n = V_{SS}$
I_{DD}	Quiescent Power Supply Current	XC			0.25			0.5		0.1		μ A	MIN, 25°C MAX	All inputs common and at V_{DD} or V_{SS}
					25			30		6				
		XM			0.25			0.5		0.1		μ A	MIN, 25°C MAX	
					25			30		6				

Notes on following page.

FAIRCHILD INTEGRATED CIRCUIT • F4066/34066

CMOS • F4066/34066

AC CHARACTERISTICS AND SET-UP REQUIREMENTS: V_{DD} as shown, $V_{SS} = 0\text{ V}$, $T_A = 25^\circ\text{C}$ (See Note 2)

SYMBOL	PARAMETER	LIMITS									UNITS	TEST CONDITIONS
		$V_{DD} = 5\text{ V}$			$V_{DD} = 10\text{ V}$			$V_{DD} = 15\text{ V}$				
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
t_{PLH} t_{PHL}	Propagation Delay, Y_n to Z_n or Z_n to Y_n		4			1.5			1		ns	$C_L = 15\text{ pF}$, $R_L = 10\text{ k}\Omega$ Input Transition Times $< 20\text{ ns}$ $E_n = V_{DD}$ $V_{is} = V_{DD}$ (square wave)
t_{PZL} t_{PZH}	Output Enable Time		24			14			10		ns	$C_L = 15\text{ pF}$, $R_L = 300\Omega$ $E_n = V_{DD}$ (square wave)
t_{PLZ} t_{PHZ}	Output Disable Time		160			170			182		ns	Input Transition Times $< 20\text{ ns}$ $V_{is} = V_{DD}$
t_{PLH} t_{PHL}	Propagation Delay, Y_n to Z_n or Z_n to Y_n		8			3			2		ns	$C_L = 50\text{ pF}$, $R_L = 10\text{ k}\Omega$ Input Transition Times $< 20\text{ ns}$ $E_n = V_{DD}$ $V_{is} = V_{DD}$ (square wave)
t_{PZL} t_{PZH}	Output Enable Time		32			16			13		ns	$C_L = 50\text{ pF}$, $R_L = 300\Omega$ $E_n = V_{DD}$ (square wave)
t_{PLZ} t_{PHZ}	Output Disable Time		380			380			400		ns	Input Transition Times $< 20\text{ ns}$ $V_{is} = V_{DD}$
	Distortion, Sine Wave Response		0.31			0.31			0.31		%	$C_L = 15\text{ pF}$, $R_L = 10\text{ k}\Omega$ Input Frequency = 1 kHz $E_n = V_{DD}$ $V_{is} = V_{DD}/2$ (sine wave)
	Crosstalk Between Any Two Switches					0.9					MHz	$R_L = 1\text{ k}\Omega$ $E_A = V_{DD}$, $E_B = V_{SS}$ $V_{is} = V_{DD}/2$ (sine wave) at -50 dB , 20 Log_{10} $[V_{os}(B)/V_{is}(A)] = -50\text{ dB}$
	Crosstalk, Enable Input to Output					50					mV	Input Transition Times $< 20\text{ ns}$ $R_{L(OUT)} = 10\text{ k}\Omega$, $R_{L(IN)} = 1\text{ k}\Omega$ $E_n = V_{DD}$ (square wave)
	OFF State Feedthrough					1.25					MHz	$R_L = 1\text{ k}\Omega$ $E_n = V_{SS}$ $V_{is} = V_{DD}/2$ (sine wave) $20\text{ Log}_{10}(V_{os}/V_{is}) = -50\text{ dB}$
	ON State Frequency Response					90					MHz	$R_L = 1\text{ k}\Omega$ $V_{is} = V_{DD}/2$ (sine wave) $E_n = V_{DD}$ $20\text{ Log}_{10}(V_{os}/V_{is}) = -3\text{ dB}$
f_{MAX}	Enable Input Frequency (Note 3)					10					MHz	$C_L = 15\text{ pF}$, $R_L = 1\text{ k}\Omega$ Input Transition Times $< 20\text{ ns}$ $E_n = V_{DD}$ (square wave) $V_{is} = V_{DD}$

NOTES:

1. Additional DC Characteristics for the Enable Inputs are listed in this section under F4000 Series CMOS Family Characteristics.
2. Propagation Delays and Output Transition Times are graphically described in this section under F4000 Series CMOS Family Characteristics.
3. For f_{MAX} , input rise and fall times are greater than or equal to 5 ns and less than or equal to 20 ns .
4. V_{is}/V_{os} is the voltage signal at an Input/Output Terminal (Y_n/Z_n).